10 Pages

Chapter11

Course: EE 100, Fall 2009
School: Carnegie Mellon
Rating:
 
 
 
 
 

Word Count: 2339

Document Preview

Flip CHAPTER Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach pendant connector is not plugged in, the counter will advance with each clock pulse, incrementing the instruction address provided to the memory chip with each clock cycle. Also, the read/write input to the memory...

Register Now

Unformatted Document Excerpt

Coursehero >> Pennsylvania >> Carnegie Mellon >> EE 100

Course Hero has millions of student submitted documents similar to the one
below including study guides, practice problems, reference materials, practice exams, textbook help and tutor support.

Course Hero has millions of student submitted documents similar to the one below including study guides, practice problems, reference materials, practice exams, textbook help and tutor support.
Flip CHAPTER Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach pendant connector is not plugged in, the counter will advance with each clock pulse, incrementing the instruction address provided to the memory chip with each clock cycle. Also, the read/write input to the memory chip must be set to a logic 1 for read, so the instructions can be transferred to the output lines for execution by the robot. When the teach pendant is plugged in, things are different. The counter must wait for an instruction to be written into the memory chip before it increments the address. Instructions for actions are programmed into the robot's memory by holding down appropriate command buttons on the teach pendant, and then pressing ENTER. The enter key is what tells the memory chip to write an instruction into the memory location indicated by the counter's current output (the address). Also, after an instruction set is written, the counter must increment the memory address by one, so that the memory chip will write the next instruction into the next address. The robot is design to be programmed (taught) sequentially via the teach pendant. It is not possible to load instructions in any random order. When the ENTER key is pressed, the read/write pin on the memory IC, which is normally at a logic 1 for read, will receive a short pulse to 0, so a write into memory will occur. 11: 101 Background To fully understand how the timing control circuit works, we need to introduce another electronic device called a Flip Flop. There are several different kinds of flip flops, but only one kind is needed in your robot. All flip flops are storage devices for digital signals. Flip flops have outputs and inputs. In addition, they have a special input called a clock input. The output is updated every time the appropriate clock input is received. What the output is updated to is dependent upon the data input. The output holds onto its value (or state) between clock signals, even if the data input changes. One of the distinctions between logic such as NANDs and NORs and flip flops is that a flip flop cannot be characterized only in terms of its current inputs. One also needs to know what the input was at the time the previous clock edge occurred. The only time the data input matters is when the clock signals the output to update. The flip flop we will be using is called a D flip flop, and is shown schematically in Fig. 11.1. The data input goes to the D terminal. The clock input goes to the triangle. The output comes from Q or Q. This flip flop is positive edge triggered, which means that the output is updated every time the clock input changes from a logic 0 to a logic 1. The value of the Q output becomes whatever the value of the D input is at the time of the clock's rising edge. Q always has the opposite logic value of Q, and is provided as a convenience for building circuits. There are two more inputs; set (S) and reset (R). When either is at logic 1, regardless of the state of the clock, they override the D input and they make Q a 1 or 0, respectively. For the robot, both S and R will be grounded, and will thus have no impact on flip flop operation. The circuit you will be building in this chapter can be divided into three parts: enter key detector, counter clock driver, and memory chip driver. The output of the enter key detector is an input to the second and third parts. The counter clock driver allows the robot's clock signal to increment the counter when the teach pendant is not connected, and it allows the enter key to increment the counter when the teach pendant is connected. The memory chip driver does two things: it turns on the output data enable pin of the memory chip, and it sends a write pulse to the memory chip. The output of the enter key detector circuit is a 1 when the teach pendant is not plugged in. If it is plugged in, the output will be a 102 Chapter 11: Flip Flops 6 (8) 5 (9) D S Q 1 (13) 3 (11) CLK _ R Q 4 (10) 2 (12) Figure 11.1 The D Flip Flop zero, unless you push ENTER, in which case the output will be a 1 for one clock period, allowing the counter to increment once. It will then return to zero, where it waits for the next ENTER command. The enter key detector is shown in Fig. 11.2. The clock signal comes from the robot master clock. If the teach pendant is not plugged in, then point C stays at 0V, the right NAND has a zero input, and the output of the circuit at A is a logical 1 (5V). If the teach pendant is plugged in, then point C is pulled up to 5V, and the output of the right NAND, A, is the logical opposite of the output of left NAND. This means that A is a 1 only if both inputs to the left NAND are a 1. This only happens when a 1 has come out of the first flip flop, but has not entered the second flip flop yet. As a result, the output of the circuit is a 1 for exactly one clock period after the ENTER button is pressed. A 1 does not appear at the output of left NAND again until the ENTER button is released and pressed again. The counter clock is driven by E in Fig. 11.2. This uses the output, A, from the enter key detector, and the robot's clock in order to control the counter. Whenever the teach pendant is unplugged, A is high so the robot clock is fed through the NAND gate to E. This means that the output of the NAND gate is the opposite of the clock signal at any point in time. As we saw previously, the RC circuit with R7 and C7 will simply delay the rising and falling edges of the Digital Laboratory Exercises 103 Clock input +5V +5V ENTER B R10 15K 5 6 7 14 1 9 11 6 8 5 R7 Output 1.8K E 4 C7 6800pF 3 12 D Q C 4 D _ C Q 12 10 1 2 Teach pendant 100K R9 3 11 13 Output A Clock input C R5 15K Figure 11.2 Enter Key Detector. clock. When the counter receives a falling edge (its clock input transitions from high to low) then it adds one to the count. Note, the small time delay caused by R7 and C7 is important when the teach plug is attached because the memory is addressed by the counter, and the address cannot change as the data is being loaded into the memory. When the teach pendant is plugged in, point A remains at zero except for 1 clock cycle after the ENTER button is pushed. Therefore, the output of the NAND gate, pin 4, is a 1 regardless of the clock. So, the counter doesn't change. When the ENTER Key is pushed, point A becomes 1 a for one clock period, and one clock pulse goes through to the counter, incrementing it once, making it ready for the next time an enter is pushed. As we shall see in the third part of this lab, the delay allows the instruction to be written into memory before the address, as indicated by the counter, is incremented. The third part of the circuit, the memory chip driver, is shown in Fig. 11.3. Once again, point A is used as the input. There are two outputs. One output goes to the output data enable pin of the memory chip which acts as an output enable - causing the memory chip to transfer its internal stored bits to the output pins. The other output goes to the read/write pin. When the teach pendant is not plugged in, point A is a 1, so B is a 0. This causes the memory 104 Chapter 11: Flip Flops chip to place data on the outputs (output enable is active low - which means that the output is enabled if the voltage on that input is low and disabled if it is high). When the teach pendant is plugged in, and before an ENTER is pressed, point A goes low, B goes high, data ready turns off, but the output, F, remains high (telling the memory to read). When ENTER is pressed, a series of events illustrated in Fig. 11.3 causes a zero pulse to come out of F. The lower half of Fig. 11.3 is called a timing diagram, where the voltage at each point is plotted against the same time axis. In this way, you can get a big picture as to what is happening. Laboratory Exercises 1. Test both of the flip flops in the 4013. Wire the two clock inputs together, the D inputs together, the set inputs together, and the reset inputs together. Simulate the data input by wiring the D input (Pin 5 or 9) to either ground or +5V. That is, to make a logic 0, connect the pin to ground. To make a logic 1, connect the pin to 5V. Connect the set and reset pins to ground. Connect the power and ground pins to +5V and 0V respectively. Construct four LED indicator circuits as shown in Fig. 11.4. Note, you may use 1K resistors in place of the 330 resistors shown in the figure. Connect one to the Q output of the flip flop you are testing and one to the Q output, connect the third one to the D input, and the last one to the clock input. Adjust your function generator to provide a 0V to 5V square wave at a frequency of 1.0Hz (one pulse every second). Connect the function generator ground to circuit ground and the function generator signal to the clock inputs of the D flip flop (Pin 3 and 11). By moving the wire between +5V and ground, set the D input high or low. Check that the Q output responds. 2. Build the circuit of Fig. 11.2 on your protoboard. Note, only pins 2 and 13 of the 4013 should remain unused. Simulate the teach pendant by connecting two wires, one from each of the round bubbles on Fig. 11.2 to either +5V or open (disconnected). Once again, use the function generator as set up in step 1 for the clock Digital Laboratory Exercises 105 input. Attach an LED and resistor as shown in Fig. 11.4 to output A in Fig. 11.2. Check the A output first with both wires open. 3. Connect point C (R5 and pin 13) to +5V, to simulate the teach pendant being plugged into the robot. Leave the wire connected to R10 open, which simulates the case where the ENTER key is not activated. 4. Now connect the wire on R10 to +5V to simulate pressing the ENTER key. 5. Open the wire simulating the ENTER key. 6. Verify that point E is an inverted version of the clock when the teach pendant is disconnected (Point C open) and that it stops following the clock when the pendant is connected (Point C wired to +5V). Note, because of the low frequency of the function generator, you will not be able to see the slight delay on the scope. Don't worry, it is there. 7. Construct the circuit shown in Fig. 11.3. Connect the function generator, with its frequency raised to 55Hz, to the A input on Fig. 11.3. 8. Look at the input (A) and the output (F) of Fig. 11.3 simultaneously by using both channels of your scope. Determine the time delay between the low-to-high transition of point A, and the start of the output pulse. Also, determine from the oscilloscope the duration of the output pulse. 9. Install these components on the robot PC board. Note that the NAND chip used for the restart circuit has two of the NAND gates you need to build the timing circuits. To test the timing circuit, we must install the teach pendant connector onto the robot. Follow the keypad assembly instructions in the Graymark robot assembly manual. You may wish to assemble the keypad before you come to class. Then set the +20V part of your power supply to +9V and attach it to the +9V pin of the robot PC board next to R9. Attach the power supply common to one of the GND pins of the robot PC board. Check that the output of your voltage regulator is still +5V when SW1 is on. Note, you can observe the output of the counter clock driver by sticking a resistor into pin 10 of the 16 pin socket and grabbing that resistor with a scope probe. Similarly, look at pins 18 and 20 on 106 Chapter 11: Flip Flops the 22 pin socket with the resistor to observe the action of the memory driver circuit. Check all 3 points with the teach pendant disconnected, and connected, and connected with the enter key depressed. These circuits should perform just as they did on the protoboard. The pulse at pin 20 of the memory chip is quite short and only occurs when the enter key is pressed. Although you may not be able to see it on the scope, you can still verify that a pulse occurred because the scope will trigger and a trace will be drawn. To use this feature of the scope requires switching the trigger mode from "auto" to "norm". If you are uncertain about this refer back to the description of the scope in the Motor Driver Lab. If there is a problem, identify and fix it, and then explain what went wrong. If you cannot solve the problem ask your TA for help. Digital Laboratory Exercises 107 A 8 A 9 10 B 220K R1 C 1 2 6800pF E 3 B D 6800pF C5 C4 5 B 6 4 F 51K R6 To Output Data Point A B C D E Voltage level F Figure 11.3 Timing Control Diagram Output R=330 LED Figure 11.4 Using an LED to construct a digital signal indicator. 108 Chapter 11: Flip Flops +5V 1 2 3 4 Q1 _ 2 4013 D Flip Q1 Flop Q2 _ Clk1 Q2 Reset1 D1 Set1 Clk2 Reset2 D2 Set2 14 13 12 11 5 6 10 9 7 8 Figure 11.5 Pinout for the CMOS 4013 D flip flop. Digital Laboratory Exercises 109 110 Chapter 11: Flip Flops
Textbooks related to the document above:
Find millions of documents on Course Hero - Study Guides, Lecture Notes, Reference Materials, Practice Exams and more. Course Hero has millions of course specific materials providing students with the best way to expand their education.

Below is a small sample set of documents:

Carnegie Mellon - EE - 100
CHAPTER Clock GenerationWhen one has a task to do, one follows a step by step approach to accomplish that task. A robot works in the same way. It does everything you tell it to do, in the order that you tell it. To keep its commands ordered, the ins
Carnegie Mellon - EE - 551
C67EVM- 43Lab 3C67 Review Peripherals Ref Guide (SPRU 190C) Fig pg. 7-3Lab 1 did Serial Port 0 MCBSP instructions and to codec Lab 2 did PCI Interfaces Lab 3 addresses HPI interfaces (Host Port Interface) PC write/read directly to EVM Memory (se
Carnegie Mellon - ECE - 18200
James A. Bain James A. BainProfessor Department of ECE Data Storage Systems Centerhttp:/www.ece.cmu.edu/~jbainCourses: Courses:18-202: 18-416: 18-517: Mathematical Foundations of EE information Storage Systems Information Storage Systems Design
Carnegie Mellon - ECE - 18315
18-315 Fall 2004 Introduction to Optical Communication SystemsJimmy Zhu, ABB Professor in EngineeringCourse Objective: Provide a basic understanding of present optical communication systems and components, as well as future engineering challenges.
Carnegie Mellon - ECE - 18200
18-200 Fall 2005The Emerging Trends in Electrical and Computer EngineeringHosting instructor: Prof. Jimmy Zhu; Time: Thursdays 3:30-4:20pm; Date L01 L02 L03 L04 L05 L06 L07 L08 L09 L10 L11 L12 L13 L14 09/01 09/08 09/15 09/22 09/29 10/06 10/13 10/2
Carnegie Mellon - ECE - 18200
Signals and Systems (18-396), Image and Video Processing (18-798), and Life Beyond.Prof. Tsuhan Chen tsuhan@cmu.eduSample Courses in Signal Processing and CommunicationSignals and SystemsApplied Stochastic Proc.Digital Signal Processing IFu
Carnegie Mellon - ECE - 18200
18-200 Fall 2006The Emerging Trends in Electrical and Computer EngineeringHosting instructor: Prof. Jimmy Zhu; Time: Thursdays 3:30-4:20pm; Date 08/31 09/07 09/14 09/21 09/28 10/05 10/12 10/19 10/26 11/02 11/09 11/16 11/30 12/07 Lecturer Prof. B.
Carnegie Mellon - ECE - 18200
Title Goes Here Ambient Intelligent SystemsDiana Marculescu Dept. of Electrical and Computer Engineering Carnegie Mellon University dianam@ece.cmu.eduAmbient Intelligent Distributed SystemsWhat is Ambient Intelligence?Inconspicuous computing, se
Carnegie Mellon - BCFG - 2
00:05:17 <danp> i tried to track it down but i was unable to15:43:38 <bcfg2gozerbot> bcfg2-timeline: Changeset [4692]: Remove debug code (Patch from jcollie)20:19:44 <bcfg2gozerbot> bcfg2-timeline: Ticket #563 (enhancement created): Confusing messa
Carnegie Mellon - BCFG - 2
00:01:10 <desai> actually you should be able to pull directly from https:/svn.mcs.anl.gov/repos/bcfg/trunk/bcfg2/src/sbin/bcfg2-reports00:01:17 <desai> no backporting was actually needed iirc00:02:44 <joe> desai, cool. thanks. I have a working cop
Carnegie Mellon - BCFG - 2
00:53:23 <bcfg2gozerbot> bcfg2-timeline: Changeset [4699]: Make autocreated basic group public17:17:15 <dsch04> hola bcfg2'ers!17:19:40 <thenostradamus> dsch04: how's it coming along?17:21:12 <dsch04> Pants17:21:46 <dsch04> multilib on RH is a to
Carnegie Mellon - CS - 315
Communication ICsPulse / tone dialer for telephone setBU8307CS / BU8307CFThe BU8307CS and BU8307CF are large scale integrated circuits with a pulse dialer and tone dialer integrated on a single chip. These products are capable of dialing in eithe
Carnegie Mellon - HW - 2
15-381 Spring 06 Assignment 2: Constraint Satisfaction ProblemsQuestions to Vaibhav Mehta(vaibhav@cs.cmu.edu) Out: 2/07/06Name:Due: 2/21/06Andrew ID:Please turn in your answers on this assignment (extra copies can be obtained from the class w
Carnegie Mellon - HW - 1
15-381 Spring 06 Assignment 1 SolutionsMarch 2, 20061 Formulating the Search Problem (15 points)References (names of people I talked with regarding this problem or "none"): The four-peg version of the Tower of Hanoi puzzle consists of four pegs m
Carnegie Mellon - HW - 3
15-381 Spring 06 Assignment 3: Robot Motion, Game TheoryQuestions to Rong Yan(yanrong@cs.cmu.edu) Out: 2/21/06Name:Due: 3/7/06Andrew ID:Please turn in your answers on this assignment (extra copies can be obtained from the class web page). Thi
Carnegie Mellon - LECTURE - 12
Gre The tical I de I n Com r S nce at ore as pute cie AnupamGupta Le cture12 Oct 6, 2005 C 15-251 S Fall 2005 C gieMe Unive arne llon rsityAncie Wisdom Prim s, C nt : e ontinue Fractions, TheGolde d n Ratio, and Euclids GC D3 + 13 = 3+ 2 3+ 1 1 3+
Carnegie Mellon - NAACL - 01
Association for Computational Linguistics2nd Meeting of the North American Chapter of the Association for Computational LinguisticsProceedings of the ConferenceJune 27, 2001 Pittsburgh, Pennsylvania, USAPublished by the Association for Computa
Carnegie Mellon - IWPT - 00
KLUWER ACADEMIC PUBLISHERSAuthor's Guide to Typesetting Kluwer BooksA A Using L TEX2.09 or L TEX2eEdited BookAmy Hendrickson TEXnology Inc.Using the Kluwer Edited Book Style FileWelcome to the use of the Kluwer style file for articles in ed
Carnegie Mellon - SUN - 4
; fourone-wizards ; ; * ; ; Copyright (C) 1994 by Harlequin Inc., All Rights Reserved ; ; * ; ;; This file contains functions, macros, variables, and constants that ; are not official parts of the product; these constructs do not ; appear in any offi
Carnegie Mellon - JUNE - 99
16.06.1999-07:51:47-GMT <anonymous> Accepted connection from 129.254.190.3616.06.1999-07:51:50-GMT <anonymous> COM - - {-siteId jun}16.06.1999-07:51:53-GMT jun COM - - {-room chat-room}16.06.1999-17:22:42-GMT <anonymous> Ac
Carnegie Mellon - JUNE - 99
28.06.1999-20:21:46-GMT <anonymous> Accepted connection from 127.0.0.128.06.1999-20:21:46-GMT <anonymous> COM -: -: { -sites ? -siteId cmu-janus -room Hallway} 28.06.1999-20:22:25-GMT cmu-janus COM -: -: { -room cmu-room} 28.06.1999-
Carnegie Mellon - JUNE - 99
23.06.1999-12:59:10-GMT <anonymous> Accepted connection from 129.13.32.5023.06.1999-12:59:10-GMT <anonymous> COM -: -: { -sites ? -siteId uka-janus -room Hallway} 23.06.1999-12:59:48-GMT uka-janus CTRL GER uka-janus.930142576 {-recor
Carnegie Mellon - T - 96
(accept accepts accepted accepting)(accompany accompanies accompanied accompanying)(add adds added adding)(add adds added adding) on(affect affects affected affecting)(appear appears appeared appearing)(arrive arrives arrived arriving)(ask ask
Carnegie Mellon - T - 96
minimumminimum stay(minimum stays)minivan(minivans)minute(minutes)model(models)mommoneymonth(months)morning(mornings)mother(mothers)movie(movies)name(names)natureneighborhood(neighborhoods)next best thing(next best things)n
Carnegie Mellon - T - 96
is did fit ask eat are can get was pay got let may has see wait stop hope last seat book send feel rent mean keep ride hail take goes paid help know were tell have need made runs said want sleep plays go by
Carnegie Mellon - ME - 4
US CMS EMUME4/1 chamber AFEB-ALCT cabling/integrationPrepared by N.BondarRevision #3 01/03/03 1List of materialItems 2-13 must be installed on the chamber before the cable installation. Pos. Assembly component Part number 1 2 3 4 5 6 7 8 9 10
Carnegie Mellon - ME - 1
US CMS EMUME1/2 chamber AFEB-ALCT cabling/integrationPrepared by N.BondarRevision #4 01/15/03List of materialItems 2-13 must be installed on the chamber before the cables installation. Position # Assembly component part number 1 ME1/2 chamber
Carnegie Mellon - ME - 3
86 &06 (080( FKDPEHU $)(%$/&7 FDEOLQJLQWHJUDWLRQ3UHSDUHG E\ 1%RQGDU5HYLVLRQ/LVW RI PDWHULDO,WHPV PXVW EH LQVWDOOHG RQ WKH FKDPEHU EHIRUH WKH FDEOHV LQVWDOODWLRQ 3RV $VVHPEO\ FRPSRQHQW 3DUW QXPEHU 4XDQWLW\ 0( FKDPEHU ZLWK FR
Carnegie Mellon - ME - 1
US CMS EMUME1/3 chamber AFEB and AFEB-ALCT cabling/integrationPrepared by N.BondarRevision #1 12/02/02 1List of materialItems 2-13 must be installed on the chamber before the cable installation. Position # Assembly component part number 1 ME1
Carnegie Mellon - ME - 234
86 &06 (080( FKDPEHU $)(%$/&7 FDEOLQJLQWHJUDWLRQ3UHSDUHG E\ 1%RQGDU8SGDWHG /LVW RI PDWHULDO3RVLWLRQ $VVHPEO\ FRPSRQHQW 0( FKDPEHU ZLWK FRROLQJ SDG &DEOH VWUDLQ UHOLHI VHW %RWWRP SDUW 7RS SDUW 6FUHZ 0 [ $)(%3 $)(% EUDFNHW VHW $)(% E
Carnegie Mellon - ME - 2
86 &06 (080( FKDPEHU $)(%$/&7 FDEOLQJLQWHJUDWLRQ3UHSDUHG E\ 1%RQGDU5HYLVLRQ/LVW RI PDWHULDO,WHPV PXVW EH LQVWDOOHG RQ WKH FKDPEHU EHIRUH WKH FDEOHV LQVWDOODWLRQ 3RV $VVHPEO\ FRPSRQHQW 3DUW QXPEHU 4XDQWLW\ 0( FKDPEHU ZLWK FR
Carnegie Mellon - ME - 1
AFEB's ColomnC= B= A=1 3 2 12 6 5 43 4 9 12 8 11 7 10&DEOH DVVLJQPHQW ODEHO VWDFN SRVLWLRQ RQ WKH FKDPEHU $%& FDEOH SRVLWLRQ RQ WKH DVVHPEO\ FDEOH QXPEHU RXWSXWLQSXW FRQQHFWRU QXPEHU& % $&DEOH SRVLWLRQ ODEHO
Carnegie Mellon - D - 16
Date: Tue, 16 Jul 2002 10:41:40 -0500From: Alexander Golyash <golyash@fnal.gov>Subject: Delay chips summaryTo: Iatsioura Valeri <iatsura@physics.ucla.edu>, Jay Hauser <hauser@physics.ucla.edu>, Tom Ferguson <ferguson@CMUHEP2.phys.cmu.edu>,
Carnegie Mellon - D - 16
Nov. 9, 2001 Description of the figures for the delay chips test data analysis.Page 1.- Max (Max-Min) Delay vs chip - at each delay code find Ma
Carnegie Mellon - D - 16
Nov. 10, 2001List of cuts N4.-Cut NLow limitParameter High limitComment ns ns--1 0.0 < Max (Max-Min) Delay < 3.0 Fig.1, Page 1, Top2 0.0 < Max Abs(interp-d
Carnegie Mellon - D - 16
Feb. 14, 2002 List of cuts N5.-Cut N Low limit Parameter High limit Comment ns ns-1
Carnegie Mellon - PUB - 4
To appear in SIGGRAPH 2001 Conference ProceedingsScanning Physical Interaction Behavior of 3D ObjectsDinesh K. Pai, Kees van den Doel, Doug L. James, Jochen Lang, John E. Lloyd, Joshua L. Richmond, Som H. Yau Department of Computer Science, Univer
Carnegie Mellon - PUB - 3
International Journal of Computer Vision. 4, 7-38 (1990)0 1990 Kluwer Academic Publishers. Manufactured in The Netherlands.A Physical Approach to Color Image UnderstandingGUDRUN J. KLINKER Cambridge Research Lab, Digital Equipment Corporation, O
Carnegie Mellon - PUB - 4
Modeling Physical Capabilities of Humanoid Agents Using Motion Capture DataGita Sukthankar Robotics Institute Carnegie Mellon gitars@cs.cmu.edu Michael Mandel Computer Science Carnegie Mellon mmandel@cs.cmu.edu Katia Sycara Robotics Institute Carneg
Carnegie Mellon - PUB - 3
Surface Reflection: Physical and Geometrical PerspectivesShree K. Nayar, Eatsushi Ikeuchi, and Takeo KanadeCMU-RI-TR-89 -7The Robotics Institute Carnegie Mellon University Pittsburgh, Pennsylvania 152 13 March 19890 1989 CarnegieMellon Univer
Carnegie Mellon - PUB - 2
Reconstructing Physical Symbol SystemsDavid S. Touretzky and Dean A. Pomerleau Computer Science Department Carnegie Mellon University Pittsburgh, PA 15213-3891 email: dst@cs.cmu.edu Cognitive Science 18(2):345-353, 1994.INTRODUCTIONIn attempting
Carnegie Mellon - PUB - 2
In Proceedings of the 5th ACM/SIGDA Physical Design Workshop, Reston, VA USA, April 15-17, 1996, pp. 53-60.PHYSICAL DESIGN FOR SURFACE-MICROMACHINED MEMSGary K. Fedder* and Tamal MukherjeeDepartmentof Electrical and Computer Engineering and*The
Carnegie Mellon - PUB - 3
In CPlU Ccanputer Science: a 2 5 t h AnniversaryCmmmxative, ACM Press, 1991.14Cpmputer Vision as a Physical ScienceTakeo Kanade14.1IntroductionVision is one of the most important perceptual capabilities that any autonomous intelligent syst
Carnegie Mellon - PUB - 2
Carnegie Mellon - PUB - 4
Interactive (De)Weathering of an Image using Physical ModelsSrinivasa G. Narasimhan and Shree K. Nayar Computer Science Dept., Columbia University, New York, NY 10027 E-mail: {srinivas, nayar}@cs.columbia.edu AbstractImages of scenes acquired in ba
Carnegie Mellon - PUB - 2
Optical Coordination Sensor for Precision Cooperating RobotsWing-Choi Ma Electrical and Computer Engineering Carnegie Mellon UniversityThe need for high precision robotic systems has increased in recent years. Examples include automated assembly of
Carnegie Mellon - PUB - 2
Carnegie Mellon - PUB - 2
A VISION OF STRUCTURED CAD FOR MEMSGary K. Fedder Department of Electrical and Computer Engineering and The Robotics Institute Carnegie Mellon University Pittsburgh, PA, 15213-3890 E-mail: fedder@ece.cmu.eduABSTRACTComputer-aided design tools tai
Carnegie Mellon - PUB - 4
Technical AdvanceGuidance of Retrobulbar Injection With Real-time Tomographic ReflectionWilson M. Chang, MS, George D. Stetten, MD, PhD, Louis A. Lobes, Jr, MD, Damion M. Shelton, BA, BS, Robert J. Tamburo, BSObjective. Retrobulbar and peribulba
Carnegie Mellon - JAMESS - 3
Characterization of the physical properties of model biomembranes at the nanometer scale with the atomic force microscopeYves F. Dufrene,a,b, Thomas Boland,a James W. Schneider,a William R. Bargera and Gil U. Lee*a a Chemistry Division, Code 6177,
Wisconsin - ENGR - 101
Inter-Eng 101 Fall 2005 Poster Project Topics 1. 2. 3. Plasma fusion: microwave heating of plasmas Plasma fusion: Langmuir probes as a diagnostic Optics/photonics: room temperature quantum cascade lasers Optics/photonics: optical mesh network protect
Carnegie Mellon - CHI - 2007
Cultural Differences in Temporal Perceptions in Global Teams and the Design of an Aware Calendar to Circumvent these DifferencesMarilyn Tremaine1, Rich Egan2, Suling Zhang2, Allen Milewski3, Jan Marco Leimeister4(1)Rutgers University, (2) New Jerse
Carnegie Mellon - CHI - 2007
Cultural Differences in Temporal Perceptions in Global Teams and the Design of an Aware Calendar to Circumvent these DifferencesMarilyn Tremaine1, Rich Egan2, Suling Zhang2, Allen Milewski3, Jan Marco Leimeister1 Technical University of Munich 2.
Carnegie Mellon - CMT - 55
Approaches to MT: Vaquois MT TriangleInterlinguaGive-information+personal-data (name=alon_lavie)Transfer Methods for Machine TranslationAnalysis11-731 Machine Translation Alon Lavie February 5, 2007GenerationTransfer[s [np [possessive_pron
Wisconsin - A - 4
ActiveforLifeProgramKickoff2004!AgendaWhatisActiveForLife? InformationSheets PointSystem ZooRun FarmersMarket NextMeetingMondaySept.27th ActiveforLifeWhatisit?10WeekPhysicalActivityandNutrition Program EncouragesHealthyBehaviorsanda Health
Wisconsin - CS - 701
Identifying Identical ExpressionsWe can hash expressions, based on hash values assigned to operands and operators. This makes recognizing potentially redundant expressions straightforward. For example, if H(a) = 10, H(b) = 21 and H(+) = 5, then (usi
Carnegie Mellon - CS - 354
1Outline2OutlineCDM Automata on Innite WordsKlaus Sutner Carnegie Mellon University Fall 20083 1Innite Words2Boolean Operations on Recognizable LanguagesPresburger ArithmeticInnite Words3Innite Words4Where Are We?Innite
Carnegie Mellon - CS - 354
15-354Midterm1 of 1215-354: MidtermOctober 14, 2008Name: Andrew ID:Instructions Fill in the box above with your name and your Andrew ID. Do it, now! Clearly mark your answers in the allocated space. If need be, use the back of a page for
Carnegie Mellon - CS - 354
1CDM Automata on Innite WordsKlaus Sutner Carnegie Mellon University Fall 2008Outline2Outline1Innite Words2Boolean Operations on Recognizable Languages3Presburger ArithmeticInnite Words3Where Are We?We have seen that mon
Carnegie Mellon - CS - 354
CDM Homework ProblemsKlaus Sutner http:/www.cs.cmu.edu/sutner c 20022008Contents1 Computation 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 LOOP and Primitive Recursion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Shallow Loop Prog
Carnegie Mellon - CS - 355
15-355: Modern Computer AlgebraSymbolic IntegrationSymbolic IntegrationVictor Adamchik Carnegie Mellon UniversityRothstein-Trager's Algorithm deals with the logarithmic part of the integral pHxL qHxL dxwhere degH pL < degHqL and q is monic