35 Pages

EE 330 Lect 20 Spring 2011

Course: EE 330, Fall 2011
School: Iowa State
Rating:
 
 
 
 
 

Word Count: 1586

Document Preview

330 EE Lecture 20 Bipolar Device Modeling Bipolar Process Review from Last Lecture Basic Devices and Device Models Resistor Diode Capacitor MOSFET BJT Review from Last Lecture Bipolar Junction Transistors Operation and Modeling Review from Last Lecture Bipolar Transistors E B npn stack E B pnp stack C Bipolar Devices Show Basic Symmetry Electrical Properties not C B C B E C Symmetric...

Register Now

Unformatted Document Excerpt

Coursehero >> Iowa >> Iowa State >> EE 330

Course Hero has millions of student submitted documents similar to the one
below including study guides, practice problems, reference materials, practice exams, textbook help and tutor support.

Course Hero has millions of student submitted documents similar to the one below including study guides, practice problems, reference materials, practice exams, textbook help and tutor support.
330 EE Lecture 20 Bipolar Device Modeling Bipolar Process Review from Last Lecture Basic Devices and Device Models Resistor Diode Capacitor MOSFET BJT Review from Last Lecture Bipolar Junction Transistors Operation and Modeling Review from Last Lecture Bipolar Transistors E B npn stack E B pnp stack C Bipolar Devices Show Basic Symmetry Electrical Properties not C B C B E C Symmetric Designation of C and E critical E npn transistor pnp transistor With proper doping and device sizing these form Bipolar Transistors Review from Last Lecture Bipolar Operation Consider npn transistor E B npn stack C So, what will happen? F1 F2 Some will recombine with holes and contribute to base current and some will be attracted across BC junction and contribute to collector Size and thickness of base region and relative doping levels will play key role in percent of minority carriers injected into base contributing to collector current Review from Last Lecture Bipolar Operation Consider npn transistor E B npn stack C Under forward BE bias and reverse BC bias current flows into base region Efficiency at which minority carriers injected into base region and contribute to collector current is termed is always less than 1 but for a good transistor, it is very close to 1 For good transistors .99 < < .999 Making the base region very thin makes large Review from Last Lecture Bipolar Operation Consider npn transistor E B npn stack C In contrast to MOS devices where current flow in channel is by majority carriers, current flow in the critical base region of bipolar transistors is by minority carriers Review from Last Lecture Bipolar Operation E B IB IE IC C IC IB is typically very large Bipolar transistor can be thought of a current amplifier with a large current gain In contrast, MOS transistor is inherently a tramsconductance amplifier Current flow in base is governed by the diode equation Collector current thus varies exponentially with VBE VBE ~ IB I S e Vt ~ Vt IC I S e VBE Review from Last Lecture Simple dc model Summary: ~ IB I S e VBE Vt IC IB B VBE C VCE ~ IC I S e kT Vt q VBE Vt E This has the properties we are looking for but the variables we used in introducing these relationships are not standard It can be shown that ~ IS is proportional to the emitter area AE ~ Define I S 1JS AEand substitute this into the above equations Review from Last Lecture Simple dc model ~ IB I S e VBE Vt ~ IC I S e kT Vt q VBE Vt JS A E IB e VBE Vt IC JS A Ee kT Vt q VBE Vt JS is termed the saturation current density Process Parameters : JS, Design Parameters: AE Environmental parameters and physical constants: k,T,q At room temperature, Vt is around 26mV JS very small around .25fA/u2 Review from Last Lecture Simple dc model Typical Output Characteristics Saturation 300 250 200 150 100 50 0 0 1 2 Vds 3 4 5 IC Forward Active VBE or IB Id VCE Cutoff Forward Active region of BJT is analogous to Saturation region of MOSFET Saturation region of BJT is analogous to Triode region of MOSFET Simple dc model Typical Output Characteristics 300 250 200 150 100 50 0 0 1 2 Vds 3 4 5 IC VBE or IB Id VCE Projections of these tangential lines all intercept the VCE axis at the same place and this is termed the Early voltage, VAF (actually VAF is intercept) Typical values of VAF are in the 100V range Simple dc model Improved Model 300 250 200 150 100 50 0 0 1 2 Vds 3 4 5 IC VBE or IB Id VCE JS A E IB e IC JSe VBE Vt VBE Vt V 1 CE VAF Valid only in Forward Active Region Simple dc model Improved Model 300 250 200 150 100 50 IC VBE or IB Vt kT q VBE Vt Id 0 0 1 2 3 Vds 4 5 VCE JS AE e IE F J A e 1 S E VBC Vt 1 Valid in All regions of operation VAF effects can be added Not mathematically easy to work with Note dependent variables changes Termed Ebers-Moll model Reduces to previous model in FA region BC BE VV J A VV e t 1 S E e t 1 IC JS AE R Simple dc model Ebers-Moll model VBE BC VV JS AE Vt e 1 J A e t 1 IE S E F BC BE VV J A VV S E t e t 1 IC JS AE e 1 R Vt kT q Process Parameters: {JS, F, R} Design Parameters: {AE} F is the parameter discussed earlier R is termed the "reverse " = 1- F F F = 1- R R F = R F 1+F R = R 1+R Typical values for process parameters: JS ~10-16A/2 F~100, R~0.4 Simple dc model Ebers-Moll model VBE BC VV JS AE e Vt 1 J A e t 1 IE S E F BC BE VV J A VV kT S E t e t 1 IC JS AE e 1 Vt R q With typical values for process parameters in forward active region (VBE~0.6V, VBC~-3V), with Vt=26mV and if AE=1002: JS ~10-16A/2 F~100, R~0.4 10 I 10 1.05x10 1 7.7x10 1 .28 Completely 14 10 -51 C BC BE VV J A VV S E t e t 1 IC JS AE e 1 R -14 Makes no sense to keep anything other than I J A e in forward active VBE Vt C S E dominant! Simple dc model Ebes-Moll model VBE BC VV JS AE Vt e 1 J A e t 1 IE S E F BC BE VV J A VV S E t e t 1 IC JS AE e 1 R Vt kT q Alternate equivalent expressions for dependent variables {IC, IB} defined earlier for Ebers-Moll equations in terms of independent variables {VBE, VCE} after dropping the "-1" terms 1+ I J A e 1 e 1 1 I JA e - e VBE Vt R -VCE Vt C S E R VBE Vt -VCE Vt B S E F R No more useful than previous equation but in form consistent with notation Introduced earlier Simple dc model Simplified Multi-Region Model IC VBE5 VBE4 VBE3 VBE2 VBE1 IC VBE5 VBE4 VBE3 VBE2 VBE1 Ebers-Moll Model VCE VCESAT VCE Simplified Multi-Region Model Observe VCE around 0.2V when saturated VBE around 0.6V when saturated In most applications, exact VCE and VBE voltage in saturation not critical VBE=0.7V VCE=0.2V Saturation Simple dc model Simplified Multi-Region Model IC VBE5 VBE4 VBE3 VBE2 VBE1 IC VBE5 VBE4 VBE3 VBE2 VBE1 Ebers-Moll Model VCE VCESAT VCE Simplified Multi-Region Model 1+ I J A e 1 e VBE Vt R C S E R -VCE Vt V 1+ V CE AF IC JS A E e IB VBE Vt 1 1 I JA e - e VBE Vt B S E F R -VCE Vt JS A E Vt e VCE 1 V AF VBE Forward Active VBE=0.7V VCE=0.2V IC=IB=0 Saturation Cutoff Simple dc model Simplified Multi-Region Model VBE Vt IC JS A E e VCE 1 V AF Forward Active J A IB S E e Vt Vt kT q VBE VBE=0.7V VCE=0.2V IC=IB=0 Saturation Cutoff Simple dc model Simplified Multi-Region Model IC JS A E e VBE Vt VCE 1 V AF VBE>0.4V VBC<0 J A IB S E e Vt Vt kT q VBE Forward Active VBE=0.7V VCE=0.2V IC=IB=0 IC<IB Saturation VBE<0 Cutoff VBC<0 A small portion of the operating region is missed with this model but seldom operate in the missing region Simple dc model Equivalent Simplified Multi-Region Model V IC IB 1 CE V AF VBE>0.4V VBC<0 J A IB S E e Vt Vt kT q VBE Forward Active VBE=0.7V VCE=0.2V IC=IB=0 IC<IB Saturation VBE<0 Cutoff VBC<0 A small portion of the operating region is missed with this model but seldom operate in the missing region Simplified dc model Forward Active C B E B IB IB E C B IB IB C B 0.6V IB IB C E E Adequate when it makes little difference whether VBE=0.6V or VBE=0.7V Simplified dc model Forward Active B C IB E E B 0.6V C IB IB IB Mathematically VBE=0.6V IC=IB Or, if want to show slope in IC-VCE characteristics VBE=0.6V IC=IB(1+VCE/VAF) IB B 0.6V IC IB C RDS = RDS VAF ICQ RDS highly nonlinear E Simplified dc model Equivalent Simplified Multi-Region Model IC IB VBE 0.6V Vt kT q VBE>0.4V VBC<0 Forward Active VBE=0.7V VCE=0.2V IC=IB=0 IC<IB Saturation VBE<0 Cutoff VBC<0 A small portion of the operating region is missed with this model but seldom operate in the missing region Conditions for Regions of Operation in Multi-Region Model VBE>0.4V VBC<0 IC<IB VBE<0 VBC<0 Note: One condition is on dependent variables ! Forward Active Saturation Cutoff Observe that in saturation, IC<IB Can't condition on independent variables in saturation because they are fixed in the model Regions of Operation in Independent Parameter Domain used In multi-region models Seldom operate in regions excluded in this picture Excessive Power Dissipation if either junction has large forward bias Safe regions of operation Actually cutoff, forward active, and reverse active regions can be extended modestly as shown and multi-region models still are quite good Sufficient regions of operation for most applications Example: Determine IC and VOUT 12V 4K 500K IC VOUT AE=100u2 J s =10-16 A/ 2 100 Example: Determine IC and VOUT , assume C is large and VIN is very small. 12V 4K 50K IC VOUT AE=100u2 J s =10-16 A/ 2 100 Example: Determine IC and VOUT. 12V Assume C is large and VIN is very small. 4K 500K IC C VOUT AE=100u2 VIN J s =10-16 A/ 2 100 End of Lecture 20
Find millions of documents on Course Hero - Study Guides, Lecture Notes, Reference Materials, Practice Exams and more. Course Hero has millions of course specific materials providing students with the best way to expand their education.

Below is a small sample set of documents:

Iowa State - EE - 330
EE 330 Lecture 21Bipolar Devices ThyristorsSCRs TriacsReview from Last LectureC B EE C vertical npn B ECB B E A-A' Section C B E lateral pnp ECBCB-B' SectionReview from Last LectureD A-A' Section D S GG Sp-channel JFETB-B' SectionReview f
Iowa State - EE - 330
EE 330 Lecture 21Bipolar ProcessesReview from Last LectureSimple dc model~ IB I S eVBE Vt~ IC I S ekT Vt qVBE VtJS A E IB e VBE VtIC JS A EekT Vt qVBE VtJS is termed the saturation current density Process Parameters : JS,Design Parameters:
Iowa State - EE - 330
EE 330 Lecture 22ThyristorsSCR TriacReview from Last LectureEnhancement and Depletion MOS Devices Enhancement Mode n-channel devices VT &gt; 0 Enhancement Mode p-channel devices VT &lt; 0 Depletion Mode n-channel devices VT &lt; 0 Depletion Mode p-channel dev
Iowa State - EE - 330
EE 330 Lecture 22Bipolar Processes ThyristorsReview from Last LectureC BEC vertical npn B EC B BEEA-A' Section B CC B E lateral pnp ECB-B' SectionReview from Last LectureD A-A' Section D S GGSp-channel JFETB-B' SectionReview from Last L
Iowa State - EE - 330
EE 330 Lecture 23Area Comparison between MOS and Bipolar Circuits Operating Point Characterization Amplification with Transistor CircuitsReview from Last LectureBi-directional switching with the TriacMT2n p nMT2Gn np nG MT1MT1 Has two cross-co
Iowa State - EE - 330
EE 330 Lecture 23ThyristorsReview from Last LectureThe JFETGD G S n-channel GDS DS p-channelp-channel JFETSquare-law model of n-channel JFET 0 VDS 2IDSS 2 VGS -VP VDS 2 VP 2 I 1- VGS DSS VP VGS &lt; VP VGS &gt; VP VGS &gt; VP VDS &lt; VGS -VP VDS &lt; VGS -VP
Iowa State - EE - 330
EE 330 Lecture 24Amplification with Transistor Circuits Small Signal ModellingReview from Last LectureAmplification with TransistorsFrom Wikipedia: Generally, an amplifier or simply amp, is any device that changes, usually increases, the amplitude of
Iowa State - EE - 330
EE 330 Lecture 24Area Comparison between MOS and Bipolar Circuits Operating Point Characterization Amplification with Transistor CircuitsReview from Last LectureBi-directional switching with the TriacMT2n p nMT2Gn np nG MT1MT1 Has two cross-co
Iowa State - EE - 330
EE 330 Lecture 25Small Signal ModelingReview from Last LectureSmall signal analysis exampleVDD RAssume M1 operating in saturation regionVOUTVIN=VMsintM1VINVSSVOUTC W V V V 2L OX DD SST2 C W R V V R V sin t L OX SS T MQuiescent Outputss
Iowa State - EE - 330
EE 330 Lecture 25Amplification with Transistor CircuitsReview from Last2 LectureQuadrants of Operation Defined in VM21-VGT1 plane(not in the IT-VM21 plane)MT2ITVM21 MT1ITVM21IGG VGT1Quadrant 2Quadrant 1VGT1VM21IG4&gt;IG3&gt;IG2&gt;IG1=0Quadrant 3
Iowa State - EE - 330
EE 330 Lecture 26Small Signal ModelingReview from Last LectureSmall-Signal PrincipleyQ-pointySS y=f(x) xSSf y f x xQyQxx=x QSSxQxQuiescent Output ss Gain How can a circuit be linearized at an operating point as an alternative to linearizing
Iowa State - EE - 330
EE 330 Lecture 26Amplification with Transistor CircuitsReview from Last LectureConsider the following MOSFET and BJT CircuitsBJTVCC R1 VOUT Q1 VIN(t) VEEMOSFETVDD R1 VOUT M1 VIN(t) VSS MOS and BJT Architectures often Identical Circuit are Highly N
Iowa State - EE - 330
EE 330 Lecture 27Small-signal model of BJT Small-Signal Model Extension Applications of the Small-signal ModelReview from Last Lecture4-terminal small-signal network summaryI1 I2 4-Terminal Device I3 V2 V3 V1I1 f1 V1,V 2 , V3 I2 f2 V1,V 2 , V3 I3 f
Iowa State - EE - 330
EE 330 Lecture 27Small-Signal Models of n-terminal devices Small-signal models of MOSFET and BJTReview from Last LectureSmall-Signal PrincipleyRegion around Q-Pointy=f(x)YQQ-pointXQxReview from Last LectureSmall-Signal PrincipleIiSSI i VSS
Iowa State - EE - 330
EE 330 Lecture 28Small-Signal Model Extension Applications of the Small-signal ModelReview from Last LectureSmall Signal Model of BJTi y V yV i y V y VB 11 BE 12 CEC21BE22CEi g V i g V g VB BEI g VCQtI g VmCQg OtI VCmBEOCECQAF
Iowa State - EE - 330
EE 330 Lecture 28Small-Signal Model Extension Applications of the Small-signal ModelReview from Last Lecture Consider 4-terminal networkI1 I2 4-Terminal Device I3 V2 V3 V1I1 f1 V1,V 2 , V3 I2 f2 V1,V 2 , V3 I3 f3 V1,V 2 , V3 Nonlinear network cha
Iowa State - EE - 330
EE 330 Lecture 29Small-Signal Model Extension Comparison of MOS and BJT performance Basic amplifier architecturesReview from Last LectureReview from Last Lecture Some more of the 52 citing documents:over 20% of the articles on this search are now in n
Iowa State - EE - 330
EE 330 Lecture 29Small-Signal Models Comparison of MOS and BJT performance Basic amplifier architecturesQuiz 20Obtain the small signal model of the following circuit. Assume MOSFET is operating in the saturation regionAnd the number is .1835469
Iowa State - EE - 330
EE 330 Lecture 30Basic amplifier architecturesReview from Last TimeHow does gm vary with IDQ?2 COX W gm = L IDQVaries with the square root of IDQ2IDQ 2IDQ gm = = VGSQ - VT VEBQVaries linearly with IDQgm = COX W (VGSQ - VT ) LDoesn't vary with IDQ
Iowa State - EE - 330
EE 330 Lecture 30Basic amplifier architecturesReview from Last TimeHow does gm vary with IDQ?2 COX W gm L IDQVaries with the square root of IDQ2IDQ 2IDQ gm VGSQ VT VEBQVaries linearly with IDQgm COX W VGSQ VT LDoesn't vary with IDQExamplesVCC R
Iowa State - EE - 330
EE 330 Lecture 31Basic amplifier architecturesReview from Last TimeBasic Amplifier StructuresMOSCommon Input Output Common Source or Common Emitter Common Gate or Common Base Common Drain or Common CollectorBJTCommon Input OutputS G DG S GD D S
Iowa State - EE - 330
EE 330 Lecture 31Basic amplifier architecturesReview from Last TimeBasic Amplifier StructuresObservation:VOUT R1 VINVINVOUTM1RThese circuits considered previously have a terminal (emitter or source) common to the input and output in the small-si
Iowa State - EE - 330
EE 330 Lecture 33 Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)Review from Last TimeCommon Emitter ConfigurationVDDConsider the following CE application(this is also a two-port model for this CE applicatio
Iowa State - EE - 330
EE 330 Lecture 33 Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)Review from Last TimeCommon Emitter ConfigurationVDDConsider the following CE application(this is also a two-port model for this CE applicatio
Iowa State - EE - 330
EE 330 Lecture 34 Differential Amplifier Current Source Biasing Current Sources and MirrorsReview from Last LectureVDD RC VoutC BBasic Amplifier Gain TableVDDC BVDD RC VoutVDD RC VoutC BVinEVoutC BVBBEVinERE VSSVinEVinRE VEEVEECE/
Iowa State - EE - 330
EE 330 Lecture 34Guess Lecture by Todd Brooks and Kerry Thompson of Broadcom was given here.
Iowa State - EE - 330
EE 330 Lecture 35 Current Source Biasing Current Sources and Mirrors Differential AmplifiersReview from Last LectureDifferential amplifierRC1VDDRC1VOUT1Q1 Q2VOUT2AE1=AE2Vin1Vin2IEE-VEEVOUT 1 RC1 g m1 VIN 1 VIN 2 2 VOUT 2 RC1 g m1 2 VIN 1
Iowa State - EE - 330
EE 330 Lecture 35 Current Source Biasing Current Sources and MirrorsReview from Last LectureVDD RC VoutC BBasic Amplifier Gain TableVDDC BVDD RC VoutVDD RC VoutC BVinEVoutC BVBBEVinERE VSSVinEVinRE VEEVEECE/CSCC/CDCB/CGCEwRE/CS
Iowa State - EE - 330
EE 330 Lecture 36 Cascode Current Sources Cascaded Amplifier Design Special two-transistor configurations Differential Amplifiers Digital Circuit DesignReview from Last LectureCurrent Sources/MirrorsVDD Qp0 AEp0 Qp1 AEp1 Qp2 AEp2 Qpn AEpnIp1 I0 Q0AE
Iowa State - EE - 330
EE 330 Lecture 36High-Gain Amplifiers Digital Circuit Design Hierarchical Design Synthesis Basic Gate OperationReview from Last TimeHigh-gain amplifierVDD IB VOUT VIN Q1VOUT VIN Q1iBVOUTg gmVBE g0VINVBEVEE-gm AV g0-ICQ VAF AV VtICQ /VAF VtV
Iowa State - EE - 330
EE 330 Lecture 37Digital Circuit DesignReview from Last LectureAmplifier Design Strategies Draw on Past Experience Often leads to Circuit or Architecture that can be modified or extended Remember unique characteristics observed for circuit structures
Iowa State - EE - 330
EE 330 Lecture 37Digital CircuitsCharacterization of the CMOS InverterReview from Last TimeHierarchical Analog Design Domains:TopBehavioral:Top Down DesignStructural:PhysicalBottom Up DesignBottomReview from Last TimeHierarchical Digital Desi
Iowa State - EE - 330
EE 330 Lecture 38Digital CircuitsCharacterization of the CMOS InverterReview from Last LectureHierarchical Digital Design Domains:TopBehavioral:Structural: PhysicalBottom Up DesignTop Down DesignBottomReview from Last LectureRepresentation of
Iowa State - EE - 330
EE 330 Lecture 38Digital CircuitsCharacterization of the CMOS InverterReview from Last TimeDesirable and/or Required Logic Family Characteristics1. High and low logic levels must be uniquely distinguishable (even in a long cascade) 2. Capable of driv
Iowa State - EE - 330
EE 330 Lecture 39Digital CircuitsMultiple-input gates Propagation Delay basic characterization Device SizingReview from Last TimeTransfer characteristics of the static CMOS inverter(Neglect effects)VDDVOUTVDDCase 5 Case 4 Case 3M2 VIN M1 VOUTCa
Iowa State - EE - 330
EE 330 Lecture 39Digital CircuitsMultiple-input gates Propagation Delay basic characterization Device SizingReview from Last TimeTransfer characteristics of the static CMOS inverter(Neglect effects)VDDVOUTVDDCase 5 Case 4 Case 3M2 VIN M1 VOUTCa
Iowa State - EE - 330
EE 330 Lecture 40Digital CircuitsDevice SizingReview from Last TimeStatic Power Dissipation in Static CMOS FamilyVDD M2 VIN M1 VOUTWhen VOUT is Low, ID1=0When VOUT is High, ID2=0Thus, PSTATIC=0This is a key property of the static CMOS Logic Famil
Iowa State - EE - 330
EE 330 Lecture 40Digital CircuitsDevice SizingReview from Last TimeOther CMOS Logic FamiliesVDDVDD VOUTM2 VOUTVTD&lt;0VIN M1V'OUTVDDVDDVIN VDDV'OUTDepletion Load NMOS Reduced VH-VL -V Device sizing critical for even basic operation Shallow sl
Iowa State - EE - 330
EE 330 Lecture 42Digital CircuitsOverdrivePropagation Delay in Multiple Levels of Logic Optimally Driving Large Capacitive LoadsReview from last lectureDevice Sizing Equal Worse-Case Rise/Fall Device Sizing Strategy- (same as VTRIP=VDD/2 in typical
Iowa State - EE - 330
EE 330 Lecture 42Digital CircuitsDevice SizingPropagation Delay in Multiple Levels of LogicOptimally Driving Large Capacitive LoadsReview from last lecturePropagation DelayHow does the propagation delay compare for a minimum-sized strategy to that
Iowa State - EE - 330
EE 330 Lecture 43Digital CircuitsOptimally Driving Large Capacitive Loads Logical Effort Elmore Delay Power DissipationReview from last lecture Example Compare the propagation delays. Assume the OD is 900 in the second case and 30 in the third caseVIN
Iowa State - EE - 330
EE 330 Lecture 43Digital CircuitsOverdrivePropagation Delay in Multiple Levels of LogicOptimally Driving Large Capacitive LoadsReview from last lectureDevice Sizing minimum size driving CREFVDDVDDAk M2kVDDA1 M21 A2 M22 Ak M2kM2 VOUTA2 A1 M22
Iowa State - EE - 330
EE 330 Lecture 44Digital CircuitsPower Dissipation Other Logic Styles High Frequency Device ModelsReview from last lectureOptimal Driving of Capacitive LoadsA12n-1F CLOPT = e C nOPT ln L CREF nCREF =CL CL tPROP =tREF ln ln CREF CL tPROP = t
Iowa State - EE - 330
EE 330 Lecture 44Digital CircuitsOptimally Driving Large Capacitive LoadsPower DissipationHigh Frequency ModelsReview from last lectureOverdrive FactorsA1000F CThe factor by which the devices are scaled above those of the reference inverter is t
Iowa State - EE - 330
EE 330 Fall 2011 Project ListThe project is to be worked upon in groups of no more than two people. Select a project from the following options. The projects are available on a first come first serve basis. Five groups total are allowed per project. Part
Iowa State - EE - 345
Dynamic ComparatorsComparatorA comparator is a circuit that provides a high Boolean output if the differential input is positive and a low Boolean output if the differential input is negativeTHRXoINXoTHRINComparatorTHRXoINHigh gain amplifiers
Iowa State - EE - 345
1 EE 435 Exam 1 Spring 2005 Name_Instructions: You may use up to 2 pages of notes for this exam. All work should be included on this exam attach additional pages only if more space is needed. There are 10 short questions worth 2 pts each. All problems ar
Iowa State - EE - 345
1 EE 435 Exam 1 Spring 2006 Name_Instructions: You may use up to 2 pages of notes for this exam. All work should be included on this exam attach additional pages only if more space is needed. There are 10 short questions worth 2 pts each. All problems ar
Iowa State - EE - 345
1 EE 435 Exam 1 Spring 2008 Name_Instructions: You may use up to 2 pages of notes for this exam. All work should be included on this exam attach additional pages only if more space is needed. There are 10 short questions worth 2 pts each. All problems ar
Iowa State - EE - 345
1 EE 435 Exam 1 Spring 2009 Name_Instructions: This is a take-home exam that is due on Friday at 10:00 in the morning. You are not to discuss any of the problems with other students or seek outside help with one exception. You may consult either of the t
Iowa State - EE - 345
EE 435 Exam 1 Spring 2010Name _Instructions. This is a take home exam. There is to be no collaboration with other individuals on this exam with anyone except the course instructor (R. Geiger) and the teaching assistant for the course (Alex Lee). This ex
Iowa State - EE - 345
Page 1 of 9 EE 435 Exam 2 Spring 2005 Name _Instructions: Students may bring 4 sheets of notes with them to this exam. Please solve the problems and include your answers directly on the exam sheet. All problems are equally weighted. Problem 1 The circuit
Iowa State - EE - 345
EE 435 Final Exam Spring 2005Name _Instructions: There are 6 problems, all equally weighted. If reference to a semiconductor process is needed, assume a process with the following key process parameters. If any other process parameters are needed, speci
Iowa State - EE - 345
1 EE 435 Final Exam Spring 2006 Name_Instructions: This is an open-book, open-notes exam. All work should be included on this exam attach additional pages only if more space is needed. There are 10 short questions worth 2 pts each. All problems are weigh
Iowa State - EE - 345
1 EE 435 Final Exam Spring 2009 Name_Instructions: This is an open-book, open-notes exam but no collaboration with anyone except the course instructor is permitted. This exam is to be returned to Rm 2133 Coover by 12:00 noon on Thursday May 7. All work s
Iowa State - EE - 345
EE 435 Homework 1 Spring 2012 Due Friday Jan 21Problem 1 Identify one operational amplifier that has been published in one of the following in the past 5 years: IEEE Journal of Solid State Circuits IEEE Trans. On Cirucits and Systems (Part 1 or Part 2) I
Iowa State - EE - 345
EE 435 Homework 2 Spring 2012 Due Friday Jan 27 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:CMOS Process - nCOX=100A/v2 pCOX=nCOX/3 ,VTNO=0.5V, VTPO= - 0.5V, COX=2fF/2,n
Iowa State - EE - 345
EE435 Experiment 2: Amplifier Characterization Spring 2009Objective: The objective of this experiment is to develop measurementmethods for characterizing key properties of operational amplifiers1 IntroductionAmplifiers are one of the major components
Iowa State - EE - 345
EE435 Lab 4 Spring 2009Telescopic Amplifier DesignSingle-Ended 1. Design a single-ended telescopic amplifier having Veb = 0.2 V on all devices and Itail = 1 mA. Do this for both n-channel inputs and pchannel inputs. Assume the amplifier needs to drive a
Iowa State - EE - 345
EE 435 Lab 5 Spring 2009Two Stage Op Amp Design1 IntroductionIn many applications of operational amplifiers, the gain of a single-stage amplifier is not adequate. Operational amplifier architectures that use two or more gain stages are widely used when
Iowa State - EE - 345
EE 435 Spring 2010Lecture 1 Course Outline Amplifier Design Issues1Instructor:Randy Geiger 2133 Coover rlgeiger@iastate.edu 294-7745Teaching Assistant:Alex Lee alexlsh@iastate.edu2Course Information:Analog VLSI Circuit DesignLecture: MWF 10:00 R