10 Pages

ch 1 Intro to digital logic student version

Course: ECE 200, Spring 2012
School: Drexel
Rating:
 
 
 
 
 

Word Count: 2084

Document Preview

Topic EC262 2: Introduction to Combinational Systems Much of a computer's hardware is comprised of digital logic circuits. Digital logic circuits are built from just a handful of primitive elements, called logic gates, combined in various ways. In a digital logic circuit, only two values may be present. The values may be -5 and + 5 volts. Or the values may be 0.5 and 3.5 volts. Or the values may be... you get the...

Register Now

Unformatted Document Excerpt

Coursehero >> Pennsylvania >> Drexel >> ECE 200

Course Hero has millions of student submitted documents similar to the one
below including study guides, practice problems, reference materials, practice exams, textbook help and tutor support.

Course Hero has millions of student submitted documents similar to the one below including study guides, practice problems, reference materials, practice exams, textbook help and tutor support.
Topic EC262 2: Introduction to Combinational Systems Much of a computer's hardware is comprised of digital logic circuits. Digital logic circuits are built from just a handful of primitive elements, called logic gates, combined in various ways. In a digital logic circuit, only two values may be present. The values may be -5 and + 5 volts. Or the values may be 0.5 and 3.5 volts. Or the values may be... you get the picture. To allow consideration of all of these possibilities, we will say that digital logic circuits allow the presence of two logical values: 0 and 1. So, signals in a digital logic circuit take on the values of 0 or 1. Logic gates are devices which compute functions of these binary signals. The Three Basic Logic Gates AND Gate. Consider the circuit below which has 2 switches in series: Switch S1 Switch S2 Light When will the light turn on? We can represent the light's operation using a table: S1 open open shut shut S2 open shut open shut Light off off off on Change the words open and off to 0 and the words shut and on to 1 and the table becomes S1 0 0 1 1 S2 0 1 0 1 Light 0 0 0 1 This is the truth table for the AND operation. The simplest AND gate gas two inputs and one output. If both inputs are 1 then the output is 1. Otherwise, the output is 0. The symbol for the AND gate is: We represent the AND operation by using either the multiplication symbol (i.e., " ") or by writing the inputs together. Thus, for the AND gate above, we would write the output c as c = a b or as c = ab. This would be pronounced: "C = a and b." 1 The truth table for the AND gate is shown below. The output c = ab is equal to 1 if and only if (iff) a is 1 and b is 1. Otherwise, the output is 0. a b c (Some textbooks use the symbol for the AND operation; i.e., some textbooks would use the notation c= a b . We will not use this notation in this EC262, but you may see it in other classes in the future.) AND gates can have more than one input (however, an AND gate always has just a single output). Let's consider a three-input AND gate: Write the expression for x : In words, how would you describe x ? Let's write the truth table for the 3-input AND gate. Think: How many lines will be in a truth table with 3 inputs? Can you think of a way to present the table in an organized manner? OR Gate. Now consider the circuit that has 2 switches in parallel. Switch S1 Switch S2 Light When will the light turn on? 2 We can represent the light's operation using a table S1 open open shut shut S2 open shut open shut Light off on on on Changing the words open and off to 0 and the words shut and on to 1 and the table becomes S1 0 0 1 1 S2 0 1 0 1 Light 0 1 1 1 This is the truth table for the OR operation. The simplest OR gate has two inputs and one output. If either or both inputs are 1, the output is 1. Otherwise, the output is 0. The symbol for the OR gate is: We represent the OR operation by using the addition symbol. Thus, for the OR gate above, we would write the output c as c = a + b. This would be pronounced: "C = a or b." The truth table for the OR gate is shown below. The output is 1 if a is 1 or b is 1. Otherwise, the output is 0. a b c (Some textbooks use the symbol for the OR operation; i.e., some textbooks would use the notation c= a b . We will not use this notation in this EC262, but you may see it in other classes in the future.) OR gates can have more than one input (however, an OR gate always has just a single output). Let's consider a three-input OR gate: Write the expression for x : In words, how would you describe x ? Let's write the truth table for the 3-input OR gate: T/F: OR gates can have any number of inputs. T/F: AND gates can have any number of inputs. 3 NOT gate (inverter) The NOT gate always has one input and one output. If the input is 1, the output is 0. If the input is 0, the output is 1. P P' The math symbol for negation is an apostrophe. If the input to a NOT gate is P, the output, termed the complement, is denoted as P'. The symbol for a NOT gate is supposed to depict an amplifier followed by a bubble. Sometimes the NOT operation is represented by just the bubble, without the amplifier. We will see this later. (Some textbooks use the over-bar symbol or a preceding tilde symbol for the NOT operation; i.e., some textbooks would use the notation P or ~P. We will not use this notation in this EC262, but you may see it in other classes in the future.) Combinational Logic Circuits A combinational logic circuit is a digital logic circuit whose output is determined only by the current values of the inputs (with no dependence on past input values). A combinational circuit is built up by combining our three basic logic gates with the following provisos: The output of a gate may not eventually feed back to that same gate. The output lines from 2 different gates cannot be combined. The following are not combinational circuits (Why not?): A B A C D B E It is very convenient to describe combinational logic circuits in terms of Boolean expressions, which can be manipulated using Boolean algebra. (Your textbook uses the term switching algebra, but most texts use the term Boolean algebra--we'll use both terms interchangeably!) You have already seen several Boolean expressions. For example, if the inputs to an OR gate are X and Y, the output is X + Y. The terms X, Y and X + Y are all Boolean expressions because they can only take on two values (0 or 1). Similarly, if the inputs to an AND gate are X and Y, the output is XY. The term XY is a Boolean expression. If X enters a NOT gate, the output is X'. X' is a Boolean expression. Note that since the OR operation uses the ordinary plus sign, the output of an OR gate--the term X + Y--is called a sum term. Similarly, since the AND operation uses the ordinary multiplication sign or no symbol at all, the output of an AND gate--the term XY or X Y --is called a product Our term. study of combinational circuits will involve five (very much related!) tasks (Task 1) Given a digital logic circuit, write the corresponding Boolean expression for the circuit. (Task 2) Given a Boolean expression for a digital logic circuit, construct the corresponding truth table 4 Example. Write the Boolean expression for the output of the logic circuit shown below (Task 1), and then construct the truth table for it (Task 2). p q The Boolean expression corresponding to a digital logic circuit can be determined by evaluating the effect of the logic gates on the input expressions. To develop the truth table for a complex statement we must consider each combination of truth values for the component statements. To write the truth table for __________ we start by making columns for p and q, considering all possible combinations of 1 and 0. How many rows will be in this truth table? p q Now, use the definition of NOT to write a column for p'. Then, write a column for ________ using the definition of OR. p q Note that sometimes it is easy to construct the truth table directly from the logic circuit (by tracing through the circuit for each possible combination of input values) without first deriving the Boolean expression. Example. Write the Boolean expression for the logic circuit shown below (Task 1), and then construct the truth table for it (Task 2). p q Evaluating the effect of the logic gates on the input expressions, we see: Write a truth table for 5 p q Example. Write the Boolean expression for the logic circuit shown below (Task 1), and then construct the truth table for it (Task 2). p q r Evaluating the effect of the logic gates on the input expressions, we see: How many rows will be in this truth table? The truth table is We mentioned that we have five (very much related!) tasks. Let's turn to Task 3. (Task 3) Given a Boolean expression, draw a digital logic circuit that represents this expression. The basic approach is to write the expression on the right side of the page and then draw the circuit from right to left, by working in from the outermost part of the expression. Example: Construct a digital logic circuit that will implement the Boolean expression ( p q ') + p ' . At the highest level, we are Now, let's continue to deconstruct this by looking at the top term, 6 Finally, It is worth pausing to note the "order of precedence" for Boolean operations. If we have an expression with ANDs, ORs and NOTs, what is the correct order for performing the operations? To make this question more concrete, if we have the expression xy' does this correspond to the circuit or the circuit The order of precedence is: Example: Draw a digital logic circuit that represents the Boolean expression x + ( y ( x z ') ' ) 7 We mentioned that we have five (very much related!) tasks. Let's turn to Task 4. (Task 4) Given a truth table, construct a Boolean expression for the truth table. We will first just mechanically run through the procedure. Then, once you appreciate the process involved, we will delve into why this procedure works. Suppose the inputs to the circuit are denoted x1 , x 2 ,... x n . Step 1. Identify the rows of the truth table that have an output of 1. Step 2. For each such row, form the Boolean expression. z1 z 2 ... z n where z i = x i if x i = 1 in this row, and zi = x i ' if x i = 0 in this row. Step 3. After step 2, we will have one Boolean expression corresponding to each row that had an output of 1. Take the OR of all these Boolean expressions. The result is the Boolean expression for the truth table under evaluation. We can then, if desired, form the digital logic circuit from this Boolean expression using the technique discussed in TASK 3 above. Example: Construct a logic circuit for the truth table shown. p 0 0 1 1 q 0 1 0 1 output 0 1 0 1 8 Example: Construct a logic circuit for the truth table shown. A B C Output 9 Recall our procedure from page 8 for constructing a Boolean expression from a truth table. We mentioned that we would first just mechanically run through the procedure, and then delve into why this procedure works. Think: Why does this procedure successfully construct a Boolean expression from a truth table? If you think about it, we have covered how to perform the transitions outlined below: It is quite possible to construct the truth table directly from the logic circuit (without first deriving the Boolean expression) by tracing through the circuit for each possible combination of input values, but, except for simple circuits, it is usually easier (and less prone to errors) to go via the Boolean expression as shown above. Terminology: Any appearance of a variable (or its complement) is called a literal. Example. How many literals are in this expression: ab' + bc'd + a'd + e One or more literals connected by an AND operator is called a product term. Example. How many product terms are in this expression: ab' + bc'd + a'd + e A minterm is a product term that includes all of the input variables of a problem (either complemented or uncomplemented). Example. Suppose our circuit has 4 inputs: a, b, c and d. Which of the following are minterms? abcd abc a'bcd' b'c'd' A Sum of Products (SOP) consists of one or more product terms connected by an OR operator. A canonical sum is a SOP expression in which each individual product term is a minterm. In light of this terminology, or Task 4 (Given a truth table, construct a Boolean expression for the truth table) really involved deriving a canonical sum from the truth table. We mentioned that we have five (very much related!) tasks. Let's turn to Task 5. (Task 5) Given a digital logic circuit, design a simpler digital logic circuit that performs the equivalent function. This topic is somewhat more involved...and will be our next topic! Reading: Marcovitz, pages 29-58 (skim) Homework: Marcovitz Chapter 2 Exercise 10 (a and b) 10
Find millions of documents on Course Hero - Study Guides, Lecture Notes, Reference Materials, Practice Exams and more. Course Hero has millions of course specific materials providing students with the best way to expand their education.

Below is a small sample set of documents:

Drexel - ECE - 200
EC262 Digital Systems Fall 2011 Chapter 1 SolutionsTextbook: Marcovitz, Introduction to Logic Design, 3rd ed.Exercise 1 (b and c), Exercise 2 (b and c), Exercise 3 (b and d), Exercise 5 (b and c), Exercise 6 (d, f, g and h), Exercise 7 (a, b, e and f) a
Drexel - ECE - 200
EC262 Digital Systems Fall 2011 Chapter 2 SolutionsTextbook: Marcovitz, Introduction to Logic Design, 3rd ed.Exercise 2 (e and f), Exercise 3(b), Exercise 5 ( a and c), Exercise 8 ( b, e and h), Exercise 9 ( a and b), Exercise 10 (a and b), Exercise 11
Drexel - ECE - 200
EC262 Digital Systems Fall 2011 Chapter 3 SolutionsTextbook: Marcovitz, Introduction to Logic Design, 3rd ed.Exercise 1 (ae), Exercise 2(abcdhj), Exercise 3 (a), Exercise 5 (d and e), Exercise 7 (a and e), Exercise 9 (a), Exercise 11 (c and f). Exercise
Drexel - ECE - 200
EC262 Digital Systems Fall 2011 Chapter 5 SolutionsTextbook: Marcovitz, Introduction to Logic Design, 3rd ed.Exercise 1, Exercise 2, Exercise 5, Exercise 7, Exercise 8, Exercise 9. Exercise 1: For the given circuit a. Compute the maximum delay, i. both
Drexel - ECE - 200
Algorithm = Logic + ControlSequential Circuits Problems(I)Prof. Sin-Min Lee Department of Mathematics and Computer ScienceWe wish to design a synchronous sequential circuit whose state diagram is shown in Figure. The type of flip-flop to be use is J-K
Drexel - ECE - 200
EC262 Digital Systems Fall 2011 Chapter 6 SolutionsTextbook: Marcovitz, Introduction to Logic Design, 3rd ed.Exercise 1 (a, c and d), Exercise 3, Exercise 4 (a and b), Exercise 5, Exercise 6, Exercise 8 (b, c and d), Exercise 9 (a, b and d).Exercise 1:
Drexel - ECE - 200
EC262 Topic 1. Number ConversionsDecimal Integers and Decimal Notation The decimal number system has 10 digits (0, 1, 2, 3,.8, 9). Since it is based on 10 distinct symbols, we say the base is 10. In decimal notation, we write a number as a string of thes
Drexel - ECE - 200
EC262 Topic 3: Circuit SimplificationLogical Equivalence Two Boolean expressions are logically equivalent iff they have identical output values for all possible combinations of values for the inputs. So, to test if two Boolean expressions A and B are log
Drexel - ECE - 200
EC262 Topic 9: Four Important CircuitsThe Binary Decoder A binary decoder is a circuit that has n inputs and (usually) up to 2n outputs. Based on the n inputs, one of the decoder's outputs is selected. To motivate the idea, consider the small section of
Drexel - ECE - 200
EC262 Topic 8: The Design of Iterative SystemsIterative Systems Most of you (I would guess all of you) have computers with microprocessors that support the so-called x86-64 instruction set. This means, among other things, that your computer is able to ad
Drexel - ECE - 200
EC262 Digital Systems Fall 2011 Chapter 7 SolutionsTextbook: Marcovitz, Introduction to Logic Design, 3rd ed.Exercise 1, Exercise 2 (i and iv only) (b, d, and e), Exercise 3 (b, d and e), Exercise 4 (a and c), Exercise 8 (d, e, and f), Exercise 13 and E
Drexel - ECE - 200
EC262 Topic 10: Introduction to Sequential Systems: The R-S LatchSequential Logic The values output by a combinational logic circuit (which is all that we have dealt with in EC262 up until now) depend only on the current input values. Previous input valu
Drexel - ECE - 200
EC262 Topic 11: The D Flip FlopClocks We saw when looking at the R-S latch that an instability can arise if we allow R = 1 and S =1, and then drive R and S to 0 at the same time. This instability is avoided by not permitting the state R =1 and S =1 to oc
Drexel - ECE - 200
EC262 Topic 12: The T and J-K Flip FlopsA flip flop is a clocked device that stores a 0 or a 1. The value stored by a flip flop can only change.Have we seen any exceptions to this rule?What do you mean by "change the flip flop's state"? What is state?
Drexel - ECE - 200
EC262 Topic 6: The Four-Input Karnaugh MapThe extension of three-input K-maps to four-input K-maps is quite straightforward. Four-Input Karnaugh Maps A digital logic circuit with four separate inputs (let's call them A, B, C and D) has 24 = 16 possible i
Drexel - ECE - 200
EC262 Topic 5: The Three-Input Karnaugh MapLast week we learned how to simplify digital logic circuits by simplifying the Boolean expressions that represented these circuits. We simplified the Boolean expressions using Boolean algebra, and, particularly,
University of Toronto - ENV - 200
Chapter 1: The Environment1. Human Impacts on the Environment Highly Developed Countries: countries that have complex industrialized bases, low rates of population growth and high per person incomes. Moderately Developed Countries: developing countries t
Kaplan University - ACCT - AC114
Problem 4-6A Enter the appropriate amount or item in the shaded cells. An asterisk (*) will appear next to an incorrect entry in the outlined cells. 1. and 2. JOURNAL Date 2010 June 1 Cash Accounts Receivable Supplies Office Equipment Emily Page, Capital
Kaplan University - ACCT - AC114
Exercise 6-4Name: Section:Enter the appropriate amount or label in the shaded cells. An asterisk (*) will appear next to an incorrect item or amount in the outlined cells. a. WEDGEFORTH COMPANY Schedule of Cost of Goods Sold For the Year Ended November
Kaplan University - ACCT - AC114
Problem 7-1AName: Section:Enter the appropriate amount or item in the shaded cells. If the Total Cost of the Inventory is incorrect for any date, an asterisk (*) will ONLY appear to the right of column K, "Total Cost." 1. Purchases Date Quantity Unit Co
Kaplan University - ACCT - AC114
Exercise 4-1Name: Section:Enter the appropriate amount or item in the shaded cells. An asterisk (*) will appear next to or below an incorrect entry in the outlined cells.Account 1. 2. 3. 4. 5. Accounts Payable Accounts Receivable Cash Dean Pinkerton, D
Kaplan University - ACCT - AC114
Exercise 2-4 Enter the appropriate amount or item in the shaded cells.Name: Section:An asterisk (*) will appear next to an incorrect item or amount in the outlined cells.Account Debited Transaction (1) (2) (3) Type Asset Asset Asset Effect + + +Accoun
Kaplan University - ACCT - AC114
Exercise 1-7Name: Section:Enter the appropriate amount or item in the shaded cells. An asterisk (*) will appear next to an incorrect amount in the outlined cells. Owner's Equity $520,000 $568,000 $438,400 $658,400 $804,000 $520,000 284,000 0 $804,000As
Kaplan University - ACCT - AC116
Problem 8-2AName: Section:Enter the appropriate amount or item in the shaded cells. An asterisk (*) will appear next to an incorrect amount in the outlined cells.2010 June1 Petty Cash Cash 12 Cash Cash Short and Over Sales 30 Store Supplies Merchandis
Kaplan University - ACCT - AC116
Problem 9-2A Enter the appropriate amount or item in the shaded cells. An asterisk (*) will appear next to an incorrect amount in the outlined cells.Name: Section:1. Customer Sun Coast Beauty Paradise Beauty Store Helix Hair Products Hairy's Hair Care S
Kaplan University - ACCT - AC116
Problem 10-2AName: Section: Enter the appropriate amounts in the shaded cells below and the table will complete itself. A red asterisk (*) will appear below an incorrect amount. Calculations: Straight-line method:( $380,000 -$36,000 Err:511 Err:511 Uni
Kaplan University - ACCT - AC116
Problem 11-1AName: Section:Enter the appropriate amount or account in the shaded cells. An asterisk (*) will appear next to an incorrect amount in the outlined cells. 1. Date Jan. Feb. Apr. JOURNAL Description 15 Merchandise Inventory Accounts Payable 1
Kaplan University - ACCT - AC116
Problem 13-1AName: Section: Enter the appropriate amounts in the shaded cells below. A red asterisk (*) will appear to the right of an incorrect amount. 1. Year 2005 2006 2007 2008 2009 2010 Total Dividends $5,000 18,000 45,000 45,000 60,000 67,000 Prefe
Kaplan University - ACCT - AC116
Problem 13-3AName: Section: Enter the appropriate amounts and accounts in the shaded cells below. A red asterisk (*) will appear to the right of an incorrect amount in the outlined cells. JOURNAL Description a. Treasury Stock Cash b. Cash Treasury Stock
Kaplan University - ACCT - AC116
Problem 14-2AName: Section: Enter the appropriate account titles and amounts in the shaded cells below. A red asterisk (*) will appear to the right of an incorrect amount in the outlined cells. JOURNAL Description 1. Cash Discount on Bonds Payable Bonds
Kaplan University - ACCT - AC116
Problem 16-1AName: Section: Enter the appropriate amounts in the shaded cells below. A red asterisk (*) will appear to the right of an incorrect amount in the outlined cells. MAVENIR TECHNOLOGIES INC. Statement of Cash Flows For the Year Ended December 3
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. Continuing Problem KIPLEY COMPANY, INC. PAYROLL REGISTERFOR PERIOD ENDINGJanuary 8, 20 - MARITAL STATUS NO. OF W/H
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. Continuing Problem KIPLEY COMPANY, INC. PAYROLL REGISTERFOR PERIOD ENDINGJanuary 8, 20 - MARITAL STATUS NO. OF W/H
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. Continuing Problem KIPLEY COMPANY, INC. PAYROLL REGISTERFOR PERIOD ENDINGJanuary 8, 20 - MARITAL STATUS NO. OF W/H
Kaplan University - ACCT - AC116
Name:Jamie CowperEnter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. Continuing Problem KIPLEY COMPANY, INC. PAYROLL REGISTERFOR PERIOD ENDINGJanuary 8, 20 - MARITAL STATU
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. Continuing Problem KIPLEY COMPANY, INC. PAYROLL REGISTERFOR PERIOD ENDINGJanuary 8, 20 - MARITAL STATUS NO. OF W/H
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. 2-2A Rate $2.13 x Hours 40 = Minimum Weekly Wages $85.20(a)(b)$85.20 80.00 $5.20Minimum weekly wages Weekly wage
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. 2-2A Rate $2.13 x Hours 40 = Minimum Weekly Wages $85.20(a)(b)$85.20 80.00 $5.20Minimum weekly wages Weekly wage
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. 3-1A Rite-Shop Employee No. Employee Name 711 512 624 325 422 210 111 Castro, Manny Corrales, Pat Guitar, Joseph Moor
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. 4-5A HOGAN THRIFT SHOP PAYROLL REGISTERFOR PERIOD ENDINGDecember 18, 20 - MARITAL STATUS NO. OF W/H ALLOW.EMPLOYEE
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells. An asterisk (*) will appear to the right of an incorrect answer. 5-2A Total payroll Less: Wages paid in excess of $7,000 Earnings subject to FUTA and SUTA Taxable Earnings $265,790 2
Kaplan University - ACCT - AC116
Name: Enter the appropriate numbers/formulas in the shaded (gray) cells, or select from the drop-down list. An asterisk (*) will appear to the right of an incorrect answer. 6-11A JOURNALDATE DESCRIPTION DEBIT CREDIT20-Dec.Adjusting Entry 31 Wages Wages
Kaplan University - ACCT - AC116
JOURNALDATE20-Page 41POST. REF. DEBIT CREDITDESCRIPTIONOct.9 Payroll Cash Cash 9 Administrative Salaries Office Salaries Sales Salaries Plant Wages FICA T axes Payable - OASDI FICA T axes Payable - HI Employees FIT Payable Employees SIT Payable Emp
Kaplan University - ACCT - AC116
Practice Exercise 17-1A Enter the appropriate amount or item in the shaded cells.Name: Section:An asterisk (*) will appear next to an incorrect item or amount in the outlined cells. Increase (Decrease) Change (%)Account Accounts payable Long-term debt
Kaplan University - ACCT - AC116
Practice Exercise 18-1A Enter the appropriate term in the shaded cells. An asterisk (*) will appear next to or below an incorrect entry in the outlined cells.Name: Section:a. Monitoring the operating results of implemented plans and comparing the actual
Kaplan University - ACCT - AC116
Practice Exercise 19-1AName: Section: Enter the appropriate account or amount in the outlined cells. An asterisk (*) will appear to the right of an incorrect entry or account in the outlined cells. JOURNAL Date May 9 Materials Accounts Payable 21 Work in
Kaplan University - ACCT - AC116
Exercise 21-5Name: Section:Enter the appropriate term in the shaded cells. An asterisk (*) will appear next to or below an incorrect entry in the outlined cells. Type (Variable/Fixed) Variable Fixed Fixed Fixed Fixed Err:511 Err:511 Err:511 Err:511 Err:
Kaplan University - ACCT - AC116
Practice Exercise 22-1AName: Section: Enter the appropriate amount or item in the shaded cells below. A red asterisk (*) will appear above, below or to the right of an incorrect amount or entry in the outlined cells.Fabricating Department Flexible Budge
Kaplan University - ACCT - AC116
Exercise 23-21Name: Section: Enter the appropriate amount or item in the shaded cells. An asterisk (*) will appear beside an incorrect entry in the outlined cells. JOURNAL DescriptionDateDebitCredit Err:511 Err:511 Err:511 Err:511June 30 Work in Proc
Kaplan University - ACCT - AC116
Practice Exercise 24-1AName: Section: Enter the appropriate amount in the shaded cells below. A red asterisk (*) will appear to the right of an incorrect answer in the outlined cells.Harding Company Budget Performance Report North Division Budgeted Cost
Kaplan University - ACCT - AC116
Practice Exercise 25-1AName: Section:Enter the appropriate amount in the shaded cells below. A red asterisk (*) will appear to the right of an incorrect amount in the outlined cells. Differential Analysis Lease Versus Sale of Equipment Differential reve
Kaplan University - ACCT - AC300
C1-9 GAAP Hierarchy A friend of yours says, "I understand there are `rules' for financial reporting. But what are these rules, where can a person find them, and which ones are more important?" Required Prepare an answer for your friend.C1-9 GAAP Hierarch
Kaplan University - ACCT - AC300
C2-5 Cost and Expense Recognition (AICPA Adapted) An accountant must be familiar with the concepts involved in determining earnings of a company. The amount of earnings reported for a company is dependent on the proper recognition, in general, of revenue
Kaplan University - ACCT - AC300
P3-11 Worksheet The Fiorillo Company has the following account balances on December 31, 2010 prior to any adjustments: Debit $1,900 4,700 8,700 600 4,100 38,000 11,500 10,700 3,100 4,300 Credit $60 Notes payable (due March 1, 2011) Unearned rent Mortgage
Kaplan University - ACCT - AC300
P4-4 Balance Sheet The following is a list (in random order) of the December 31, 2010 balance sheet accounts of the International Products Company: Additional paid-in capital on preferred stock Accounts receivable Dividends payable Buildings Bonds payable
Kaplan University - ACCT - AC300
P5-9 Misclassifications The bookkeeper for the Olson Company prepared the following income statement and retained earnings statement for the year ended December 31, 2010: OLSON COMPANY December 31, 2010 Expense and Profits Statement Sales (net) Less: Sell
Kaplan University - ACCT - AC300
P6-3 Interim Reporting The Schultz Company prepares interim financial statements at the end of each quarter. The income statement presented at the end of the first quarter of 2010 is as follows: Sales (net) Cost of goods sold Gross profit Operating expens
Kaplan University - ACCT - AC300
PM-1 Future Value of an Investment Using the future value tables, solve the following: Required 1. What is the future value on December 31, 2014 of a deposit of $35,000 made on December 31, 2010, assuming interest of 10% compounded annually? 2. What is th
Emory - ECON - 201
Emory - ECON - 201
ECONOMICS 201FALL 2010E XAM 2Instructions: Please m ark your answers clearly. No class notes o r other materials are allowed. 100 points totaL E ach question is worth5 points with the exception o fQ3, Q6, Q7, and Q12 (10 points) and Q5, Q8 (15 points)
Emory - ECON - 201