• 4 Pages 2-Lab03
    2-Lab03

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 3 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 7 Pages Mod5_F11_Solns
    Mod5_F11_Solns

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 5 Due November 2, 2011 1. [2 points] Unsigned conversion: (2C9E)16 to base 2 (0010 1001 1100 1110)2 2. [2 points] Unsigned conversion: (1101001)2 to base 10 (105)10 3. [2 poin

  • 5 Pages 2-Lab13
    2-Lab13

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 13 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 6 Pages practice_exam_out1
    Practice_exam_out1

    School: Purdue

    Course: Introduction To Digital System Design

    PRACTICE for ECE 270 Exam #1 This exam is intended for PRACTICE ONLY - the actual exam given this semester WILL BE DIFFERENT. Therefore, DO NOT memorize problem statements or solutions to specific problems! DISCLAIMER RULES All exams in this cours

  • 3 Pages 2-Lab11
    2-Lab11

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 11 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 3 Pages 2-Lab10
    2-Lab10

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 10 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 3 Pages 2-Lab09
    2-Lab09

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 9 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 4 Pages 2-Lab08
    2-Lab08

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 8 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 3 Pages 2-Lab07
    2-Lab07

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 7 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 4 Pages 2-Lab06
    2-Lab06

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 6 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 3 Pages 2-Lab05
    2-Lab05

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 5 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 5 Pages 2-Lab04
    2-Lab04

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 4 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 7 Pages PriOut5_Practice
    PriOut5_Practice

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Outcome 5 Assessment -1Practice Exam / Solution _ OUTCOME #5: An ability to design and implement arithmetic logic circuits. Multiple Choice select the single most appropriate response for each question. Note that none of the above MAY be a VALID A

  • 4 Pages 2-Lab12
    2-Lab12

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 12 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 8 Pages PriOut6_Practice
    PriOut6_Practice

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Outcome 6 Assessment -1Practice Exam / Solution _ OUTCOME #6: an ability to design and implement a simple computer. Multiple Choice select the single most appropriate response for each question. Note that none of the above MAY be a VALID ANSWER. P

  • 7 Pages lab2
    Lab2

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 2 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 2 Pages ssched_div1_S13
    Ssched_div1_S13

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Course Syllabus Traditional Lecture Instructor: Prof. Dave Meyer Office: MSEE 238 Phone: 494-3476 E-mail: meyer@purdue.edu Office hours posted on personal web page: https:/engineering.purdue.edu/~meyer Course Web Site URL: https:/engineering.purdu

  • 4 Pages xss_Chapter_03
    Xss_Chapter_03

    School: Purdue

    Course: Introduction To Digital System Design

    2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writ

  • 7 Pages PriOut1_Practice
    PriOut1_Practice

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Outcome 1 Assessment -1Practice Exam / Solution _ OUTCOME #1: an ability to analyze static and dynamic behavior of digital circuit. Multiple Choice select the single most appropriate response for each question. Note that none of the above MAY be a

  • 6 Pages PriOut2_Practice
    PriOut2_Practice

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Outcome 2 Assessment -1Practice Exam / Solution _ OUTCOME #2: An ability to map and minimize Boolean functions as well as represent them in various standard forms. Multiple Choice select the single most appropriate response for each question. Note

  • 7 Pages PriOut4_Practice
    PriOut4_Practice

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Outcome 4 Assessment -1Practice Exam / Solution _ OUTCOME #4: an ability to analyze, design, and implement sequential circuits and use a hardware description language (e.g., ABEL) to specify them. Multiple Choice select the single most appropriate

  • 10 Pages PriOut3_Practice
    PriOut3_Practice

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Outcome 3 Assessment -1Practice Exam / Solution _ OUTCOME #3: An ability to utilize a hardware description language (e.g., ABEL) to specify combinational logic circuits, including various building blocks such as decoders, multiplexers, encoders, a

  • 60 Pages DataSheet_4256ZE
    DataSheet_4256ZE

    School: Purdue

    Course: Introduction To Digital System Design

    ispMACH 4000ZE Family 1.8V In-System Programmable Ultra Low Power PLDs February 2012 Data Sheet DS1022 Features Broad Device Offering 32 to 256 macrocells Multiple temperature range support Commercial: 0 to 90C junction (Tj) Industrial: -40 to 105C j

  • 7 Pages 2-Lab02
    2-Lab02

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 2 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 5 Pages 2-Lab01
    2-Lab01

    School: Purdue

    ECE 270 Lab Verification / Evaluation Form Experiment 1 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 2 Pages thw_mod4_no4
    Thw_mod4_no4

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 4 Due October 21 1. [10 pts] Design a state machine that serves as a simple two-floor elevator controller. When the elevator is on floor one, the digit "1" should be output on

  • 2 Pages thw_mod4_no3
    Thw_mod4_no3

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 4 Due October 19 1. [10 pts] Given the timing diagram, below, for a state machine that has one input (EN) and two state variables (Q1 and Q0), derive a state transition diagra

  • 2 Pages thw_mod4_no2
    Thw_mod4_no2

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 4 Due October 17 1. [20 pts] Complete the timing chart for the edge-triggered flip-flop, below, assuming its tPLH(CQ) is 10 ns and its tPHL(CQ) is 5 ns. 5 ns D CLK Q Q_L Dete

  • 2 Pages thw_mod3_no4
    Thw_mod3_no4

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 3 Due Wednesday, October 5 1. [14 pts] Show how you can implement any arbitrary 3-variable Boolean function using only an 8:1 multiplexer (specifically, a 74x151), an LED, som

  • 2 Pages thw_mod3_no3
    Thw_mod3_no3

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 3 Due Monday, October 3 1. [20 pts] Complete the ABEL file, below, that implements a "dorm-room alarm" system using a 16V8 PLD. Your alarm should accommodate eight sensor inpu

  • 2 Pages thw_mod3_no2
    Thw_mod3_no2

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 3 Due Friday, September 30 1. [10 pts] Assume a hypothetical PLD has macrocells of the following configuration: 2 3 4 5 6 7 1 8 9 10 11 12 13 2 3 4 5 6 7 1 8 9 10 11 12 13 2 3

  • 3 Pages thw_mod2_no4
    Thw_mod2_no4

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 2 Due September 21, 2011 1. [20 points] Simplify the function mapped below in terms of XOR or XNOR operators, draw a circuit realization, and compare the cost of this "simplif

  • 3 Pages thw_mod2_no3
    Thw_mod2_no3

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 2 Due September 19, 2011 1. [10 points] For the function mapped below: W Y 1 0 1 Y 1 X 1 X 0 1 X 1 0 1 0 0 1 W 1 0 Z 0 Z Z (a) [5 points]Write a minimal sum-of-products expre

  • 2 Pages thw_mod2_no2
    Thw_mod2_no2

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 2 Due September 16, 2011 1. [20 points] For the circuit shown below, derive the following formal descriptions: (a) [4 points] truth table (b) [4 points] ON set (c) [4 points]

  • 1 Page thw_mod4_no5
    Thw_mod4_no5

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 4 Due October 24 Implement a "dorm-room alarm" that accommodates eight sensor inputs, labeled S0 through S7, plus an ARM/DISARM pushbutton than can be used to "toggle" the sta

  • 2 Pages thw_mod4_no6
    Thw_mod4_no6

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 4 Due October 26 1. [20 pts] Given the following circuit based on a 26V12 PLD, complete an ABEL file that implements a 3-bit programmable binary UP counter, i.e., a counter th

  • 260 Pages 2-Mod6_CP_2011
    2-Mod6_CP_2011

    School: Purdue

    Course: Digital Design Principles And Practices

    2011 Edition by D. G. Meyer Introduction to Digital System Design Module 6 Design and Implementation of a Simple Computer 1 Module 6 Desired Outcome: "An ability to design and implement a simple computer" Part A: Top-Down Specification Top Part B: Instruc

  • 9 Pages tlhw_mod2
    Tlhw_mod2

    School: Purdue

    ECE 270 Introduction to Digital System Design Spring 2012 Traditional Lecture Homework Set for Module 2 Due at the Beginning of Class (4:30 pm) on Wednesday, February 8 Name: _ Signature: _ Class No: _ _ _ _ - _ Score: _ / 100 Your Class No. is the last f

  • 7 Pages tlhw_mod1
    Tlhw_mod1

    School: Purdue

    ECE 270 Introduction to Digital System Design Spring 2012 Traditional Lecture Homework Set for Module 1 Due at the Beginning of Class (4:30 pm) on Wednesday, January 25 Name: _ Signature: _ Class No: _ _ _ _ - _ Score: _ / 100 Your Class No. is the last f

  • 3 Pages thw_mod6_no4
    Thw_mod6_no4

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 6 Due Wednesday, November 30 1. [20 points] List the signals asserted on each cycle for the Simple Computer described on the Reference Sheet. Assume that the stack pointer poi

  • 2 Pages thw_mod6_no3
    Thw_mod6_no3

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 6 Due Monday, November 28 1. [10 points] To implement transfer-of-control instructions in the simple computer requires modification of the program counter. Briefly describe th

  • 2 Pages thw_mod6_no2
    Thw_mod6_no2

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 6 Due Friday, November 18 1. [20 points] Given the "snapshot" of memory shown, calculate the result stored in memory along with the condition codes generated when each "shaded

  • 2 Pages thw_mod5_no4
    Thw_mod5_no4

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 5 Due November 9, 2011 1. [20 points] Compile the ABEL program (listed below) using ispLever in order to determine the minimum number of P-terms required for the code as writt

  • 2 Pages thw_mod5_no3
    Thw_mod5_no3

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 5 Due November 7, 2011 1. [36 points] Determine how the condition codes (C, Z, N, V) are set for 2-bit Radix subtraction. Show all work. 1 0 1 0 - 0 1 - 1 0 _ _ 1 0 - 1 1 _ C

  • 2 Pages thw_mod5_no2
    Thw_mod5_no2

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 5 Due November 4, 2011 1. [8 points] Radix addition (base 2) 1 0 0 1 1 + 0 1 1 1 1 1 0 0 1 1 + 1 0 0 1 1 - 0 1 1 1 1 + 1 0 0 0 0 - 0 1 1 1 1 + 0 1 0 1 0 - 2. [12 points] Radix

  • 2 Pages thw_mod1_no4
    Thw_mod1_no4

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 1 Due 9/07/2011 Given the following circuit: 5V VCC R 1 3 2 7403 1 2 O.D. 7404 1 3 2 7403 O.D. (a) [10 points] For the case of BOTH inputs of BOTH gates driven LOW: If the off

  • 10 Pages Practice Exam 4
    Practice Exam 4

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Learning Outcome 4 -1Practice Exam / Solution _ OUTCOME #4: An ability to design and implement computer logic circuits. Multiple Choice select the single most appropriate response for each question. Note that none of the above MAY be a VALID ANSWE

  • 2 Pages study tips
    Study Tips

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 HELPFUL STUDY TIPS (1) ATTITUDE TOWARD STUDY (a) Confidence in Your Ability: You must have confidence in your ability to learn. Do not become disturbed if some grades are low. Remember, only a few st

  • 5 Pages policies_270
    Policies_270

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 COURSE POLICIES AND PROCEDURES Course Description: An introduction to digital logic design and hardware engineering with an emphasis on practical design techniques and circuit implementation. Purpose

  • 13 Pages pal_state
    Pal_state

    School: Purdue

    Course: Introduction To Digital System Design

    State Machine Design INTRODUCTION State machine designs are widely used for sequential control logic, which forms the core of many digital systems. State machines are required in a variety of applications covering a broad range of performance and complexi

  • 20 Pages pal_reg
    Pal_reg

    School: Purdue

    Course: Introduction To Digital System Design

    Registered Logic Design INTRODUCTION In the previous section we discussed combinatorial designs, circuits whose outputs are totally independent of any system clock. In this section we will discuss sequential circuits, where outputs store their previous va

  • 7 Pages pal_glossary
    Pal_glossary

    School: Purdue

    Course: Introduction To Digital System Design

    Glossary Advanced Micro Devices 10KH (adj.) A family of ECL devices. Circuits are temperature compensated. See also: ECL, 100K, temperature compensation. 100K (adj.) A family of ECL devices. Circuits are both temperature and voltage compensated. They have

  • 28 Pages mod4_summary
    Mod4_summary

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 IM:PACT Introduction to Digital System Design 2013 by D. G. Meyer Lecture Summary Module 4 Computer Logic Circuits Learning Outcome: an ability to analyze and design computer logic circuits Learning Objectives: 4-1. compare and contrast three dif

  • 23 Pages mod3_summary
    Mod3_summary

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 IM:PACT Introduction to Digital System Design 2013 by D. G. Meyer Lecture Summary Module 3-A Sequential Logic Circuits Learning Outcome: an ability to analyze and design sequential logic circuits Learning Objectives: 3-1. 3-2. 3-3. 3-4. 3-5. 3-6.

  • 23 Pages mod2_summary
    Mod2_summary

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 IM:PACT Introduction to Digital System Design 2013 by D. G. Meyer Lecture Summary Module 2 Combinational Logic Circuits Learning Outcome: an ability to analyze and design combinational logic circuits Learning Objectives: 2-1. 2-2. 2-3. 2-4. 2-5.

  • 35 Pages mod1_summary
    Mod1_summary

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 IM:PACT Introduction to Digital System Design 2013 by D. G. Meyer Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. 1-2. 1-3. 1-4. 1-5. 1-

  • 64 Pages suppl_simple-Comp
    Suppl_simple-Comp

    School: Purdue

    Course: Introduction To Digital System Design

    Introduction to Digital System Design Page 1 DESIGN OF A SIMPLE COMPUTER As a comprehensive "case study" in digital system design, we would like to examine the design and implementation of a simple computer. In particular, the overall approach based on a

  • 2 Pages traditional_lecture_syllabus
    Traditional_lecture_syllabus

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Course Syllabus Traditional Lecture Instructor: Prof. Vijay Pai Office: EE 324B Phone: 496-6610 E-mail: vpai@purdue.edu Course Web Site URL: https:/engineering.purdue.edu/ece270 Course E-mail Address: ece270@ecn.purdue.edu Course Format: Two cours

  • 15 Pages Homework 4 Solution
    Homework 4 Solution

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Introduction to Digital System Design Fall 2013 Traditional Lecture Homework Set for Module 4 This homework set will be graded for completeness during the Lab Practical Exam. Printed copies of these pages along with your original (hand-annotated,

  • 8 Pages Practice Exam 1
    Practice Exam 1

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Learning Outcome 1 -1Practice Exam / Solution _ LEARNING OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question. Note that none of the above MAY be a VALID ANSWE

  • 9 Pages Practice Exam 2
    Practice Exam 2

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Learning Outcome 2 -1Practice Exam / Solution _ LEARNING OUTCOME #2: an ability to analyze and design combinational logic circuits. Multiple Choice select the single most appropriate response for each question. Note that none of the above MAY be a

  • 8 Pages Practice Exam 3
    Practice Exam 3

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Learning Outcome 3 -1Practice Exam / Solution _ LEARNING OUTCOME #3: an ability to analyze and design sequential logic circuits. Multiple Choice select the single most appropriate response for each question. Note that none of the above MAY be a VA

  • 13 Pages Homework 3 Solution
    Homework 3 Solution

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Introduction to Digital System Design Fall 2013 Traditional Lecture Homework Set for Module 3 This homework set will be graded for completeness during Experiment 10. Printed copies of these pages along with your original (hand-annotated, not photo

  • 17 Pages Homework 2 Solution
    Homework 2 Solution

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Introduction to Digital System Design Fall 2013 Traditional Lecture Homework Set for Module 2 1. Practice finding dual and complement functions/circuit realizations. Draw an ANDOR circuit realization of each, and write sum-of-products expressions

  • 12 Pages Homework 1 Solution
    Homework 1 Solution

    School: Purdue

    Course: Introduction To Digital Systems Design

    ECE 270 Introduction to Digital System Design Fall 2013 Traditional Lecture Homework Set for Module 1 E-mail: _ _ _ _ _ _ _ _ @purdue.edu Class No: _ _ _ _ - _ Lab Div: _ Your Class No. is the last four digits of your PUID followed by the first character

  • 12 Pages Practice Exam 1
    Practice Exam 1

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Spring 2014 Practice Homework Solution for Module 1 1. Unsigned base conversions (LO 1-1). (a) (2C9E)16 to base 2 (0010 1100 1001 1110)2 (b) (1101001)2 to base 10 (105)10 (c) (1101001)2 to base 16 (69)16 (d) (

  • 23 Pages UserGuide
    UserGuide

    School: Purdue

    Course: Introduction To Digital System Design

    ispMACH 4256ZE Breakout Board Evaluation Kit Users Guide March 2012 Revision: EB65_01.1 ispMACH 4256ZE Breakout Board Evaluation Kit Users Guide Introduction Thank you for choosing the Lattice Semiconductor ispMACH 4256ZE Breakout Board Evaluation Kit! T

  • 22 Pages logic_reference
    Logic_reference

    School: Purdue

    Course: Introduction To Digital System Design

    Logic Reference Guide Advanced Micro Devices INTRODUCTION Throughout this data book and design guide we have assumed that you have a good working knowledge of logic. Unfortunately, there always comes a time when you are called on to remember something whi

  • 6 Pages LOC_270
    LOC_270

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 COURSE LEARNING OUTCOMES AND OBJECTIVES A student who successfully fulfills the course requirements will have demonstrated: 1. an ability to analyze and design CMOS logic gates 1-1. convert numbers f

  • 5 Pages lab13
    Lab13

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 13 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 1 Page lab rules
    Lab Rules

    School: Purdue

    Course: Introduction To Digital System Design

    Rules and Regulations Governing Use of ECE 270 / ECE 362 Lab Facilities (Rooms EE 065 & EE 067) 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. Only students who are officially enrolled in ECE 270 and ECE 362 are authorized to use the lab facilities. Access codes

  • 2 Pages lab policy
    Lab Policy

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 LABORATORY POLICIES AND PROCEDURES Lab Policies: Students must consistently attend the lab division for which they have registered Lab division changes must be finalized during the first week of clas

  • 2 Pages lab cover
    Lab Cover

    School: Purdue

    Course: Introduction To Digital System Design

    Name: _ Phone: _ Lab Div: _ E-mail: _ _ _ _ _ _ _ _ @ purdue.edu Little Bits Lab Manual Fall Fall 2013 Edition A Series of Lab Experiments and Exercises for ECE 270 Introduction to Digital System Design by David G. Meyer Designed to Accompany the Text Dig

  • 1 Page lab auth
    Lab Auth

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 MAKEUP AUTHORIZATION for LAB EXPERIMENT _ Name: _ E-mail: _ _ _ _ _ _ _ _ @ purdue.edu Lab Div _ Class No. _ _ _ _ - _ Date of scheduled lab you are/were unable to attend: Date (evening office hour s

  • 15 Pages hw4
    Hw4

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 Traditional Lecture Homework Set for Module 4 E-mail: _ _ _ _ _ _ _ _ @purdue.edu Class No: _ _ _ _ - _ Lab Div: _ Your Class No. is the last four digits of your PUID followed by the first character

  • 13 Pages hw3_sol
    Hw3_sol

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 Traditional Lecture Homework Set for Module 3 This homework set will be graded for completeness during Experiment 10. Printed copies of these pages along with your original (hand-annotated, not photo

  • 12 Pages hw1_sol
    Hw1_sol

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 Traditional Lecture Homework Set for Module 1 E-mail: _ _ _ _ _ _ _ _ @purdue.edu Class No: _ _ _ _ - _ Lab Div: _ Your Class No. is the last four digits of your PUID followed by the first character

  • 20 Pages gal22v10
    Gal22v10

    School: Purdue

    Course: Introduction To Digital System Design

    Specifications GAL22V10 GAL22V10 High Performance E2CMOS PLD Generic Array Logic Features HIGH PERFORMANCE E2CMOS TECHNOLOGY 4 ns Maximum Propagation Delay Fmax = 250 MHz 3.5 ns Maximum from Clock Input to Data Output UltraMOS Advanced CMOS Technology AC

  • 1 Page eval form
    Eval Form

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Introduction to Digital System Design Fall 2013 LAB NOTEBOOK EVALUATION Name: _ Date of Evaluation: _ As stated in the Lab Policies and Procedures document, each student is required to maintain an individual laboratory notebook for ECE 270. This n

  • 5 Pages lab1
    Lab1

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 1 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 4 Pages lab3
    Lab3

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 3 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 4 Pages lab12
    Lab12

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 12 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 4 Pages lab11
    Lab11

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 11 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 3 Pages lab10
    Lab10

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 10 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of

  • 4 Pages lab9
    Lab9

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 9 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 6 Pages lab8
    Lab8

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 8 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 5 Pages lab7
    Lab7

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 7 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 3 Pages lab6
    Lab6

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 6 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 5 Pages lab5
    Lab5

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 5 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 8 Pages lab4
    Lab4

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Lab Verification / Evaluation Form Experiment 4 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and verified by your lab instructor before the end of y

  • 2 Pages dps_syllabus
    Dps_syllabus

    School: Purdue

    Course: Introduction To Digital System Design

    ECE 270 Course Syllabus Directed Problem Solving Instructor: Prof. Cordelia Brown Office: EE 326A Phone: 494-1743 E-mail: brown83@purdue.edu Course Web Site URL: https:/engineering.purdue.edu/ece270 Course E-mail Address: ece270@ecn.purdue.edu Course Form

  • 2 Pages thw_mod1_no3
    Thw_mod1_no3

    School: Purdue

    ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 1 Due 9/02/2011 1. A particular CMOS microcontroller is designed to operate over a supply voltage range of 1 V to 5 V and at a maximum clock frequency of 100 MHz (no minimum c

  • 1 Page fin8_dist
    Fin8_dist

    School: Purdue

    Course: Introduction To Digital System Design

    DISTRIBUTION FOR FINAL ASSESSMENT OF OUTCOME 8 100% ( 11) * 90-99% ( 25) * 80-89% ( 21) * 70-79% ( 15) * 60-69% ( 13) * 50-59% ( 6) * 40-49% ( 3) * 30-39% ( 2) * 20-29% ( 5) * 10-19% ( 2) *

  • 4 Pages 7410
    7410

    School: Purdue

    Course: Introduction To Digital System Design

    5410 DM5410 June 1989 5410 DM5410 DM7410 Triple 3-Input NAND Gates General Description This device contains three independent gates each of which performs the logic NAND function Features Y DM7410 Triple 3-Input NAND Gates Alternate Military Aer

  • 4 Pages 74HC03
    74HC03

    School: Purdue

    Course: Introduction To Digital System Design

    MM54HC03 MM74HC03 Quad 2-Input Open Drain NAND Gate January 1988 MM54HC03 MM74HC03 Quad 2-Input Open Drain NAND Gate General Description These NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL ga

  • 4 Pages 74HC74A
    74HC74A

    School: Purdue

    Course: Introduction To Digital System Design

    MM54HC74A MM74HC74A Dual D Flip-Flop with Preset and Clear January 1988 MM54HC74A MM74HC74A Dual D Flip-Flop with Preset and Clear General Description The MM54HC74A MM74HC74A utilizes advanced silicongate CMOS technology to achieve operating speeds

  • 4 Pages 74HC00
    74HC00

    School: Purdue

    Course: Introduction To Digital System Design

    MM54HC00 MM74HC00 Quad 2-Input NAND Gate January 1988 MM54HC00 MM74HC00 Quad 2-Input NAND Gate General Description These NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power

  • 4 Pages 74HC05
    74HC05

    School: Purdue

    Course: Introduction To Digital System Design

    MM54HC05 MM74HC05 Hex Inverter (Open Drain) January 1988 MM54HC05 MM74HC05 Hex Inverter (Open Drain) General Description The MM54HC05 MM74HC05 are logic functions fabricated by using advanced silicon-gate CMOS technology which provides the inherent

  • 4 Pages 74HC02
    74HC02

    School: Purdue

    Course: Introduction To Digital System Design

    MM54HC02 MM74HC02 Quad 2-Input NOR Gate January 1988 MM54HC02 MM74HC02 Quad 2-Input NOR Gate General Description These NOR gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power co

  • 4 Pages 74HC04
    74HC04

    School: Purdue

    Course: Introduction To Digital System Design

    MM54HC04 MM74HC04 Hex Inverter November 1987 MM54HC04 MM74HC04 Hex Inverter General Description These inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of stan

Back to course listings