OctalDecoder.docx - LAB 4 DATE: 14/06/2021 TIME: 11:22 AM...

This preview shows page 1 - 5 out of 5 pages.

LAB 4DATE: 14/06/2021TIME: 11:22 AMOctal DecoderObjective:To design and implement an Octal Decoder using when statement inVHDL and using assign statement in Verilog.Schematic:Using Gates:
LAB 4DATE: 14/06/2021TIME: 11:22 AMVHDL (RTL View)Verilog (RTL View)
LAB 4DATE: 14/06/2021TIME: 11:22 AMCode:VHDLVerilog
LAB 4DATE: 14/06/2021TIME: 11:22 AMOutput Waveform:Same for VHDL and VerilogPin Planner:
LAB 4DATE: 14/06/2021TIME: 11:22 AMTruth Table:X2X1X0Y7Y6Y5Y4Y3
End of preview. Want to read all 5 pages?

Upload your study docs or become a

Course Hero member to access this document

Term
Winter
Professor
Aagaard
Tags
Electronic design automation, octal decoder, RTL View

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture