Engin112-F07-L14-nand

Engin112-F07-L14-nand - Engin112 Lecture 14 NAND and NOR...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Maciej Ciesielski Department of Electrical and Computer Engineering 10/05/2007 Engin112 – Lecture 14 NAND and NOR Implementations 10/05/2007 Engin 112 - Intro to ECE 2 Recap from Last Lecture ± Karnaugh maps y Incompletely specified functions y Essential prime implicants y 4- and 5-variable maps y Converting maps to expressions y Don’t care conditions » Use unspecified outputs to increase prime implicants and minimize logic ± Today’s lecture y Implementing functions with one type of gate » NAND » NOR
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10/05/2007 Engin 112 - Intro to ECE 3 NAND Implementations ± Implementation on single chip y Don’t know number of AND and OR gates beforehand ± Requires “universal” gate y NAND or NOR integrated circuit datasheet 10/05/2007 Engin 112 - Intro to ECE 4 Universality of NAND ± NOT, AND, and OR can be implemented with NAND ± Single-input NAND is inverter
Background image of page 2
10/05/2007 Engin 112 - Intro to ECE 5 Conversion to NAND Implementation ± Minimized expressions are AND-OR combinations y
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/16/2008 for the course ENGIN 112 taught by Professor Ciesielski during the Spring '08 term at UMass (Amherst).

Page1 / 7

Engin112-F07-L14-nand - Engin112 Lecture 14 NAND and NOR...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online