Engin112-F07-L38-RTL

# Engin112-F07-L38-RTL - Engin112 Lecture 38,39 RTL Design...

This preview shows pages 1–4. Sign up to view the full content.

Maciej Ciesielski Department of Electrical and Computer Engineering 12/10/2007 Engin112 – Lecture 38,39 RTL Design 12/10/2007 Engin 112 - Intro to ECE 2 Recap from last lecture ± Programmable logic y Programmable logic devices (PLDs) » Programmable ROM » Programmable Logic Array (PLA) » Programmable Array-Logic (PAL) y Field programmable gate arrays (FPGAs) » Lookup-table (LUT) based design ± Today’s lecture y Discuss lab4 (Traffic Light Controller), Verilog code y Register Transfer Level (RTL) design » Datapath design » Control design » Example: binary multiplier y Overview of design & verification flow

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
12/10/2007 Engin 112 - Intro to ECE 3 Verilog Hints ± Compilation errors y READ error messages !! y Watch for the first error message , other errors often depend on the 1 st one ± Logical errors , eg . Lab4 (TLC) code: y You intended to have: » HG = 1 if state is (S0 OR S1 OR S2) y You wrote: » assign HG = (state == S0 | S1 | S2); // compiles OK, but is this correct? » NO: check the value of ( S0 | S1 | S2 ) ± Eg. If S0 = 000, S1 = 001, S2 = 010, then S0 | S1 | S2 = ………. ± Is this what you wanted? When is HG=1 ? y Correct code (do you see the difference?): » assign HG = (state == S0) | (state == S1) | (state == S2); 1 OR 1 OR 1 12/10/2007 Engin 112 - Intro to ECE 4 Designing Large Circuits ± Most practical application use larger digital circuits y E.g., pocket calculator, embedded controller, microprocessors, etc. ± Sequential circuit design procedure y Specification of operation of every flip-flop y Not scalable beyond small circuits ± Modularization can abstract components in circuit y What is the right level of abstraction? y Many possible choices: » Flip-flops (too detailed, low level) » Group by functionality (e.g., decoder, adder) » Group by data (e.g., register) ± Register Transfer Level (RTL) notation y Register-level abstraction of circuit
12/10/2007 Engin 112 - Intro to ECE 5 Register Transfer Level (RTL) ± RTL specification of digital system System uses a set of registers Operations are performed on data stored in registers Control supervises the sequence of operations ± Examples: y Transfer of data from one register to another: R2 R1 » Value of R1 is stored into R2 » R1 maintains prior value, R2 is over-written

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 04/16/2008 for the course ENGIN 112 taught by Professor Ciesielski during the Spring '08 term at UMass (Amherst).

### Page1 / 13

Engin112-F07-L38-RTL - Engin112 Lecture 38,39 RTL Design...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online