Engin112-F07-L25-seq-verilog

Engin112-F07-L25-seq-verilog - Engin112 Lecture 25 Verilog...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Maciej Ciesielski Department of Electrical and Computer Engineering 11/02/2007 Engin112 – Lecture 25 Verilog – Sequential Circuits 11/02/2007 Engin 112 - Intro to ECE 2 Today’s Lecture ± Review functioning of the D flip-flop (last lecture) ± Verilog for sequential circuits ± Lab 3 assignment y Design of a sequence detector circuit
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
11/02/2007 Engin 112 - Intro to ECE 3 Verilog Statements Verilog has two basic types of statements 1. Concurrent statements (things are happening concurrently, ordering does not matter) ± Gate instantiations and (z, x, y) ± Continuous assignments assign S = x ^ y ^ z 2. Sequential (procedural) statements (executed in the order written in the code) ± always @ ( event list) - executed continuously when the event is active always @ ( posedge clock) ± initial - executed only once (used in simulation) ± If-then-else statements 11/02/2007 Engin 112 - Intro to ECE 4 Concurrent Assignments ° Easy to define arithmetic functionality
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 7

Engin112-F07-L25-seq-verilog - Engin112 Lecture 25 Verilog...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online