ece314_sec2_TA - ECE/CS 314 Spring 2007 Section Notes #2 1....

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE/CS 314 Spring 2007 Section Notes #2 1. Assembler Directives In addition to assembly code, your assembly-language program needs some extra information to properly create an executable. This extra information is supplied via assembler directives. Below is a list of directives you might come across: .text indicates that the following instruction declarations are part of the program code .data indicates that the following values are program data .ascii str insert ascii string ‘ str ’ into memory .asciiz str same as above, but with a null byte at the end .word n1, n2, … insert a series of 32-bit values into memory .half n1, n2, … insert a series of 16-bit values into memory .byte n1, n2, … insert a series of 8-bit values into memory . space n reserve space for n bytes (initialized to zero by convention) .align m align the next datum on 2*m byte boundary (MIPS specific) .globl makes a label externally visible (for the linker) .ent func indicates the entry point of a function (for the debugger) .end func indicates the end of a function (for the debugger) .noreorder disable automatic branch-delay slot filling (don’t do this) .noat the assembler may not use the $at register (turns off pseudo-ops… don’t do this either) It is permissible to have many text and data directives in one assembly program. 2. Decoding Instructions a. Instruction sets The MIPS instruction set is a RISC (Reduced Instruction Set Computer) load-store architecture, with a (mostly) orthogonal instruction set. This means that the instructions are simple, there aren’t that many of them, the instructions can output to any register (excepting HI and LO), and are all instructions are 32bits in length. Examples of more complicated instruction sets: x86 is CISC, has variable length instructions, some instructions output to hard- coded registers, and instructions can address memory directly. An example of a CISC x86 instruction is: lea 0xdeadbeef(%ebx,%ecx,4),%eax The above takes the value of register ebx, adds in 4 times the value of ecx, adds the 32-bit constant 0xdeadbeef to it, and stores the final version in eax. This particular instruction ends up being 7-bytes long. 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
The HP PA-RISC architecture is supposedly RISC, but includes instructions such as: depw,z,= %r1,%rsar,8,%r2 The above takes the 8 right-most bits of register %r1, shifts those bits left by the amount in the special register %rsar, and copies this value to %r2 (which is zeroed first). Also, if all bits in the result are zero, it cancels the immediately following instruction. b. MIPS Instruction Set There are many references available that describe the MIPS instruction set: the textbook your lecture notes the MIPS manual. Use this manual frequently. It details every instruction’s implementation, what it should do, and what it should not do. It gives opcodes, structure, quirks, and everything you need to know about each instruction. It can be found at: Make sure you take a look at the manual! Unsure if lb or lhu does sign-extension? Look it up in the manual. Not sure if it is “
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/15/2008 for the course ECE 3140 taught by Professor Mckee/long during the Spring '07 term at Cornell University (Engineering School).

Page1 / 11

ece314_sec2_TA - ECE/CS 314 Spring 2007 Section Notes #2 1....

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online