Sequencer 1001011

Sequencer 1001011 - synchronous reset occurs on next rising...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Sequencer 1001011 Sequence Detector: 1101
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Binary Encoding: each number gets its binary number, 0=00, 1=01, 2=10 Gray Encoding: own gray code nmbers, look for table One Hot: 1 flip flop per state, each gets own, 0=0001, 1=0010, 2=0100, 3=1000 t su is followed by t hold not added in though, only if Tff + Tns is less than Thold do we add in 4-bit synchronous counter 4-bit ripple counter (n x’s slower than n bit sync) this counter will count from 0000 to 1001 (0 to 9) and rest, a decade counter
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: synchronous reset- occurs on next rising clock edge asynchronous clear- occurs immediately using 4 bit counter, made into decade counter. Connect reset to chip enable on another counter to make cascading counters. Also AND with reset of next counter which leads into rest of that counter and so on and so forth. (side bar: if X contributes directly to output, it is a mealy machine) CURTAINS...
View Full Document

{[ snackBarMessage ]}

Page1 / 4

Sequencer 1001011 - synchronous reset occurs on next rising...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online