This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Registers The Instruction Set Opcodes Data Types Addressing Modes Condition Codes Operate Insructions Data Movement Instructions PC-Relative Indirect Base+Offset Immediate Control Instructions Conditional Branches JMP/Trap The Data Path Revisited Instruction Cycle Chapter 6: Programming Flow Chart Chapter 7: Instructions/Labels Pseudo-Ops (Assembler Directives) .FILL .ORIG .STRINGZ .END The Assembly Process Two Pass Symbol Table Chapter 8: Input/Output Memory-Mapped Asynchronous/Synchronous Interrupt/Polling Input from Keyboard Output to Display Status Registers Data Registers Chapter 9: TRAPS and Subroutines What they are How they work -Jump to subroutine -Jump back/return R0 and R7, and the PC Chapter 10: The Stack What is it? Why? PUSH/POP Underflow Overflow Reverse Polish Notation We did not cover, and will not examine… Floating Point Data Type The Programmable Logic Array (PLA) Physical Implementation of Interrupts...
View Full Document
- Fall '07
- Central processing unit, Logic gate, Instruction Cycle, Instruction Cycle Chapter, Registers Data Registers