This preview shows pages 1–8. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: positive peak, which implies that V o2 is minimum and the minimum drainto source voltage to keep the NMOS in saturation is at its maximum. We need to satisfy V o2,min > (V gs V t ) max , which means V DD1.08V > 1.02V 0.5V VDD > 1.6V V o1 V o2 V DD 1V 1.02V 0.98V V DD1V V DD1.08V + V dsatV DD0.92V 20mVpeak swing 80mVpeak swing Note: Alternative/approximate solutions that make use of appropriate small signal assumptions will also yield full credit....
View
Full
Document
This note was uploaded on 04/17/2008 for the course EE 214 taught by Professor Murmann,b during the Fall '04 term at Stanford.
 Fall '04
 Murmann,B
 Integrated Circuit, Volt

Click to edit the document details