Lab3 - Damon Pryor Lab 3 EECC351 Section 42 Erik Golen...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Damon Pryor Lab 3 EECC351 Section 42 Erik Golen (instructor) Micheal Micheal (TA Test Methodology: For part 1 there were two architectures assigned to the entity. One Architecture contained a behavioral way of implementing the detector while the second architecture contained a structural way. These two architectures were then tested by using a test bench with two design under test lines and a generator which created random signals using a loop. Part 2 was the Fibonacci Sequence in code format which needed a force file to be tested. Appendix 1a.) Section 1 code 2a.) Section 2 code 1b.) Section 1 Wave 2b.) Section 2 Wave 2c.) Force File 3.) Schematic of design 1a--------------------------------------------------- File: partb.vhd-- Entity: Detector-- Architecture: Behav & Struct-- Author: Damon Pryor-- Created: 1/10/08-- Modified: 1//08-- -- VHDL'93-- Description: Two Architectures which contain-- two conceptually different ways of implementing -- the same coding ideas.------------------------------------------------- library ieee; use ieee.std_logic_1164.all; Entity Detector is port(a,b,c,d,e : in std_logic; y : out std_logic); end Entity Detector; Architecture Behav of Detector is signal concatanated_bit : std_logic_vector(4 downto 0); begin concatanated_bit <= a&b&c&d&e; process(Concatanated_bit) variable tmp : integer; begin tmp:=0; for I in 4 downto 0 loop if (concatanated_bit(I) = '1') then tmp := tmp + 1; end if; end loop; if (tmp = 2) then y <= '1'; else y<= '0'; end if; end process; end architecture; Architecture Struct of Detector is signal s1,s2,s3 : std_logic; constant gnd : std_logic := '0'; component AND2 is port(A,B : in std_logic; D : out std_logic); end component; component xor2 is port(A,B : in std_logic; D : out std_logic); end component; component nor2 is port(A,B : in std_logic; D : out std_logic);...
View Full Document

This note was uploaded on 04/17/2008 for the course CE 0306-351-0 taught by Professor Dr.k during the Winter '07 term at RIT.

Page1 / 14

Lab3 - Damon Pryor Lab 3 EECC351 Section 42 Erik Golen...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online