This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: Solution: V s =5V V D =3V V G 2. (5 points) Problem 3.13 of the textbook. 3. (5 points) Problem 3.16 of the textbook. 4. (5 points) For problem 3.17 of the textbook, a. Complete 3.17 (b). b. For the same NMOS transistor, compute the total C GS , C GB , C GD and C GG for different regions of operation. You can assume there is no gatebulk overlap capacitance. Notice that you should include all the capacitance components. Solution: (a) GateDrain overlap capacitance: C GD = C ox *L D *W = ( ε ox / t ox )*L D *W = (3.9 * ε )*L D *W = 4.314fF (b)...
View
Full Document
 Spring '08
 JiangHu
 Integrated Circuit, pmos transistor, CGG

Click to edit the document details