454Spring08HW6_Solution

454Spring08HW6_Solution - ECEN 454 Digital Integrated...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
ECEN 454 Digital Integrated Circuit Design Spring 2008 Homework 6 Solution 1. (5 points) Consider the following inverter chain design problem. The unit-sized (1X) inverter has an input capacitance of C 1 . The load capacitance at the end of the chain is C L = 140C 1 . The first inverter’s size is fixed at 1X (decided by the upstream logic). The intrinsic capacitances (drain caps) at the output node of each inverter are neglected . Determine the optimum number of inverter stages and the optimum sizing for each inverter based on equivalent RC delay models. What is your optimum propagation delay for the whole chain assuming that a 1X inverter has an equivalent resistance of R 0 ? C 1 1? ? 1x inverter C L = 140C 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2. (5 points) Compute the Elmore delays at node 1, 5 and 6 in the RC tree. R4 C4 R1 R2 R3 C1 C2 C3 R5 C6 C5 R6 1 6 5
Background image of page 2
3. (5 points)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

454Spring08HW6_Solution - ECEN 454 Digital Integrated...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online