Ch3 - 2.9 v 2.9 v 0 v Out In n-type 1 1 Out In Ramesh...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Ramesh Yerraballi 3-1 EE 306 Introduction to Computing Chapter 3: Digital Logic Structures (Part I: Transistors; Gates; Boolean Logic)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Ramesh Yerraballi 3-2 Electronic Switch that operates like a gate (open/close) MOS: Metal Oxide Semiconductor Basic Operation MOS Transistors Source Drain Gate Gate 2.9 volts Battery (Power Supply) Gate = 0 volts => Open Circuit (no glow) = 2.9 volts => Closed Circuit (glow)
Background image of page 2
Ramesh Yerraballi 3-3 They operate inversely n-Type and p-Type Transistors Source Drain Gate Source Drain Gate Gate = 0 => Open Circuit = 1 => Closed Circuit Gate = 1 => Open Circuit = 0 => Closed Circuit N-Type P-Type CMOS circuits contain both n and p-type transistors (Complementary MOS)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Ramesh Yerraballi 3-4 The Not Gate 2.9 v Out 0 v In p-type n-type Out = 1 In = 0 p-type 0 v
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 2.9 v 2.9 v 0 v Out In n-type 1 1 Out In Ramesh Yerraballi 3-5 The NOR Gate 2.9 v C 0 v A 0 v 2.9 v 2.9 v 0 v 0 v 2.9 v 0 v 0 v A 0 v 2.9 v 2.9 v 0 v C B B 0 v 1 1 1 A 1 1 C B C = 0 A = 0 B = 1 p-type p-type n-type n-type Ramesh Yerraballi 3-6 The OR Gate 2.9 v 0 v A B 0 v 1 C 1 1 1 1 1 A 1 1 D B C D Ramesh Yerraballi 3-7 The AND Gate 1 1 1 C 1 1 1 1 A 1 D B A C D B NAND Ramesh Yerraballi 3-8 DeMorgans Law A B C 1 1 1 C 1 1 1 1 1 1 1 1 1 1 1 1 A OR B AND B A B A (A AND B) = A OR B Ramesh Yerraballi 3-9 Larger Gates A B C OUT 1 1 1 1 1 1 1 1 1 1 1 B 1 1 OUT C A...
View Full Document

This note was uploaded on 04/17/2008 for the course EE 306 taught by Professor Ambler during the Spring '07 term at University of Texas at Austin.

Page1 / 9

Ch3 - 2.9 v 2.9 v 0 v Out In n-type 1 1 Out In Ramesh...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online