Quiz1F04 - EE319K Fall 2004 Quiz 1A Page 1 First:_ Last:_...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
EE319K Fall 2004 Quiz 1A Page 1 Jonathan W. Valvano September 24, 2004 10:00am-10:50am First:_________________ Last:_____________________ This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. Please read the entire quiz before starting. (5) Question 1. Specify A, B, C, D, or E …. (5) Question 2. Answer the decimal value…. (4) Part 3a. Specify RegA ….….….….…… (2) Part 3b. Specify 0 or 1 ….….….…. (2) Part 3c. Specify 0 or 1 ….….….…. (2) Part 3d. Specify 0 or 1 ….….….…. (2) Part 3e. Specify 0 or 1 ….….….…. (10) Question 4. Specify the range….….…. (10) Question 5. Show the machine code…. (5) Question 6. What is the EA?….….…. (15) Question 7. Simplified memory cycles (you may or may not need all 5 entries) R/W Addr Data Changes
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE319K Fall 2004 Quiz 1A Page 2 Jonathan W. Valvano September 24, 2004 10:00am-10:50am (40) Question 8. Write the two assembly language subroutines. DDRM equ $0252 ; Port M Direction DDRT equ $0242 ; Port T Direction PTM equ $0250 ; Port M I/O Register PTT equ $0240 ; Port T I/O Register org $3800 ; RAM org $4000 ; ROM
Background image of page 2
EE319K Fall 2004 Quiz 1A Page 3 Jonathan W. Valvano September 24, 2004 10:00am-10:50am aba 8-bit add RegA+RegB abx unsigned add RegX+RegB aby unsigned add RegY+RegB adca 8-bit add with carry to RegA adcb 8-bit add with carry to RegB adda 8-bit add to RegA addb 8-bit add to RegB addd 16-bit add to RegD anda 8-bit logical and to RegA andb 8-bit logical and to RegB andcc 8-bit logical and to RegCC asl/lsl 8-bit left shift Memory asla/lsla 8-bit left shift RegA aslb/lslb 8-bit arith left shift RegB asld/lsld 16-bit left shift RegD asr 8-bit arith right shift Memory asra 8-bit arith right shift asrb 8-bit arith right shift to RegB bcc branch if carry clear bclr clear bits in memory bcs branch if carry set beq branch if result is zero (Z=1) bge branch if signed = bgnd enter background debug mode bgt branch if signed > bhi branch if unsigned > bhs branch if unsigned = bita 8-bit and with RegA, sets CCR bitb 8-bit and with RegB, sets CCR ble branch if signed = blo branch if unsigned < bls branch if unsigned = blt branch if signed < bmi branch if result is negative (N=1) bne branch if result is nonzero (Z=0) bpl branch if result is positive (N=0) bra branch always brclr branch if bits are clear, brn branch never brset branch if bits are set bset set bits in memory bsr branch to subroutine bvc branch if overflow clear
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 6

Quiz1F04 - EE319K Fall 2004 Quiz 1A Page 1 First:_ Last:_...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online