319lab - Jonathan W. Valvano EE319K Fall 2008 Lab Manual...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Jonathan W. Valvano EE319K Fall 2008 Lab Manual Page 1 valvano@mail.utexas.edu 08/19/08 EE319K Laborartory Manual Univ of Texas at Austin Daniels, Valvano, Yerraballi Fall 2008 Table of Contents LAB 1. A DIGITAL LOCK. ..................................................................................................................................................... 3 LAB 2. SWITCH AND LED INTERFACING. ....................................................................................................................... 5 LAB 3. MINIMALLY INTRUSIVE DEBUGGING METHODS . ...................................................................................... 11 LAB 4. A TRAIN TRACK CONTROLLER USING A BINARY SEMAPHORE. ........................................................... 13 LAB 5. LCD DEVICE DRIVER . ........................................................................................................................................... 17 LAB 6. REAL-TIME POSITION MEASUREMENT SYSTEM . ....................................................................................... 23 LAB 7. DISTRIBUTED DATA ACQUISITION SYSTEM. ................................................................................................ 27 LAB 8. MUSIC GENERATION USING A DIGITAL TO ANALOG CONVERTER . .................................................... 31 LABS 9 AND 10. TEXAS ROBOTS 1.81 . ............................................................................................................................. 39
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Page 2 Introduction to Embedded Systems: Interfacing to the Freescale 9S12 08/19/08 Photograph of the TechArts 9S12DP512 hardware setup. Notice how the paper fits between the board and the protoboard. 9S12DP512 Memory Map $0000 to $03FF I/O ports $0400 to $07FF 1 KiB EEPROM $0800 to $3FFF 14 KiB RAM ***There is a bug on our boards**** Use only the RAM from $1000 to $3FFFF $4000 to $FFFF 48 KiB Flash EEPROM Paged memory allows access to 512K EEPROM, but TExaS limits us to only 48 KiB Cut and trim a label to place between the 9S12 and the protoboard. 9S12DP512 25 50 26 1 PAD11 PA3 PA0 PA6 PA5 PA4 PA1 PB7 PB6 PB5 PB4 PB3 PB0 PB2 PA7 PA2 PB1 PAD10 PAD9 PAD8 PE2 PE4 PE1 PE3 PJ1 PAD14 PK4 PK1 PK0 PJ0 PJ7 PJ6 PM7 PM6 PM5 PK3 PK5 PK7 PE7 Gnd +5 PK2 PAD15 PM3 PM4 PAD13 PAD12 PM2 PM0 PM1 H2 9S12DP512 25 50 26 1 PAD3 PS1 PT5 PS5 PS6 PS7 PT6 PT4 PT3 PT2 PT1 PT0 PP5 PP7 PS4 PT7 PP6 PAD2 PAD1 PAD0 PP4 PP3 PP1 PP2 PP0 PAD6 PE0 PH0 PH1 PH2 PH3 PH4 PH5 PH6 PH7 Reset* PE1 +5 PS0 Gnd Gnd PE7 PAD7 PE4 PS2 PAD5 PAD4 PS3 VRH VRL H1 9S12DP512 25 50 26 1 AN03 TxD0 PT5 MOSI Sck SS* PT6 PT4 PT3 PT2 PT1 PT0 PP5 PP7 MISO PT7 PP6 AN02 AN01 AN00 PP4 PP3 PP1 PP2 PP0 AN06 XIRQ* PH0 PH1 PH2 PH3 PH4 PH5 PH6 PH7 Reset* IRQ* +5 RxD0 Gnd Gnd PE7 AN07 Eclk RxD1 AN05 AN04 TxD1 VRH VRL H1 9S12DP512 25 50 26 1 AN11 AD11 AD8 AD14 AD13 AD12 AD9 AD7 AD6 AD5 AD4 AD3 AD0 AD2 AD15 AD10 AD1 AN10 AN09 AN08 R/W Eclk IRQ* LSTRB* PJ1 AN14 XA18 XA15 XA14 PJ0 SCL SDA PM7 PM6 PM5 XA17 XA19 ECS* XCLKS* Gnd +5 XA16 AN15 PM3 PM4 AN13 AN12 PM2 RxCAN TxCAN H2 DM912C32 20 40 21 1 CANL CANH PE1 PT5 PT4 PT3 PT2 PT1 PT0 PM0 PM1 PT7 PE0 +5 Reset Gnd Vin PT6 AN0 AN3 RX DTR Gnd AN2 AN4 AN5 AN6 AN7 PM5 PM2 PM4 TX AN1 PM3 EE319K EE345L
Background image of page 2
Jonathan W. Valvano EE319K Fall 2008 Lab Manual Page 3 valvano@mail.utexas.edu 08/19/08 Lab 1. A Digital Lock Preparation Read Chapter 1 of the book Read Sections 2.1, 2.2, 2.3, 2.6 and 3.7 of the book Install and run TExaS, execute Help->GettingStarted , read up to but not including “Developing C software…” Download and run the first three lessons at http://users.ece.utexas.edu/~valvano/Readme.htm Purpose The general purpose of this laboratory is to familiarize you with the software development steps using the TExaS simulator. Starting with Lab 2, we will use TExaS for both simulation and debugging on the real board, but for this lab, we will use just the simulator. You will learn how to perform digital input/output on parallel ports of the 9S12. Software skills you will learn include port initialization, logic operations, and unconditional branching.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/10/2009 for the course EE 319K taught by Professor Bard during the Spring '08 term at University of Texas at Austin.

Page1 / 50

319lab - Jonathan W. Valvano EE319K Fall 2008 Lab Manual...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online