{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

lect11 State Assignment and Partitioning

lect11 State Assignment and Partitioning - CSE140...

Info icon This preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 1 Sources: TSR, Katz, Boriello, Vahid, Perkowski CSE140: Components and Design Techniques for Digital Systems Tajana Simunic Rosing 2 Sources: TSR, Katz, Boriello, Vahid, Perkowski Today HW#6 due Monday at 4pm to TA’s mailbox in CSE dept. Midterm on Tuesday 11/7 at class time Finite State Machine optimization – State assignment – State partitioning Design examples Counter design with D, T and JK-FFs Timing analysis Sequence recognizer design Datapath and control design example Latch and FF design examples ALU design
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon