lec11_clock_dist_design - Clock Distribution Design Ref:...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Clock Distribution II Clock Distribution Design Ref: Circuits, Interconnections and Packaging of VLSI, H. B. Bakoglu, Addison Wessley (Out of Print) Digital Signal Integrity, Brian Young, Prentice Hall, ISBN 0-13-028904-3
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Clock Distribution II Common Clock – Non-ideal Effects Common Clock – Non-ideal Effects in m jitter clock TOF p H in m jitter clock TOF S p t t t t TOF t t t t t t t TOF t f arg arg max 1 + + + + + < + + + + + + < Uncertainty in the arrival time of a signal is called as the skew Clock skew can occur due to many sources • Clock jitter t jitter occurs due to variation in the clock generator output • This results in an uncertainty t clock in the clock period • Unbalanced interconnections cause clock skew t TOF • Power supply noise, cross talk and reflections cause clock skew t margin δ = sum total of all the non-ideal effects
Background image of page 2
Clock Distribution II Skew due to Variable Length Skew due to Variable Length
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Clock Distribution II HW 4: Problem 5 HW 4: Problem 5
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/28/2008 for the course ECE 4460 taught by Professor Swaminathan during the Spring '08 term at Georgia Institute of Technology.

Page1 / 16

lec11_clock_dist_design - Clock Distribution Design Ref:...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online