{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ECEN248 Lab 7

ECEN248 Lab 7 - Lab 7 4-bit Shift Multiplier Derek W...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Lab 7: 4-bit Shift Multiplier Derek W. Johnson ECEN 248-506 Aaron Hill March 28, 2008
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Objectives This lab will introduce the student to the onboard clock generator and will teach the student how to manipulate the speed of the clock using counters. This lab will also reinforce the student’s knowledge of shift registers and D Flip-Flops. The registers and flip-flops will be used to construct a multiplying circuit. Design 1. Clock Divider Circuit This design takes the internal clock of the Altera chip and slows the frequency down. A slower clock allows the user to see what his circuit is doing. The internal clock defaults to 25.175 MHz, and the design calls for a frequency of 1 Hz. Counters can be used to slow down the clock. Since each bit cuts the frequency in half, solve the following equation to find how many divisions are necessary. 2 X = 25175000 X = 24.6 Thus, twenty-five divisions are necessary to slow the clock frequency to below 1 Hz. Each counter has sixteen output bits, so two counters were used. The ninth output bit of the second counter was used as the clock output. In order for the counters to count up continuously, SETN and CLRN were connected to VCC, and DNUP and STCT were connected to ground. Because the counter only counts rising clock edges, an inverter was placed between the sixteenth bit of counter one and the clock pin of counter two. This ensured that the counter would stay in sync with the original clock. 2. 4-bit Shift Multiplier This design uses the new clock from design one, in combination with two shift registers and a ripple-carry adder, to create a multiplier. The circuit takes two 4-bit binary numbers, multiplies them together, and outputs the result to the seven-digit displays. The
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 5

ECEN248 Lab 7 - Lab 7 4-bit Shift Multiplier Derek W...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online