CPE129_hw17A_soln

CPE129_hw17A_soln - output(Q of t pLH =t pHL = 2 nsec D Q...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
CPE 129 Homework 17A Solution W. Pilkington 1) Complete the Timing Diagram below to compare the operation of the D Latch (level sensitive), the D Flip-Flop (positive [rising] edge triggered) and the T Flip- Flop (positive edge triggered). Assume each device has a propagation delay from any input (D, T, or CLK) to the
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: output (Q) of t pLH =t pHL = 2 nsec. D Q CLK D Q CLK T Q CLK Q D Latch Q D FF Q T FF T D D CLK CLK CLK D Latch: D Flip-Flop: T Flip-Flop: 0 10 20 30 40 50 60 70 80 90 CLK D/T Q T FF Q D FF Q D Latch...
View Full Document

Ask a homework question - tutors are online