{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

CPE129_hw18_soln

CPE129_hw18_soln - CPE 129 Homework 18 Solution W...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
CPE 129 Homework 18 Solution W. Pilkington 1. Complete the timing diagram below for the output (Q) of a JK Flip-Flop. Assume that the flip-flop is "negative edge triggered " for the clock input. Assume that the J and K inputs always meet the setup and hold times for the flip-flop. Show the idealized output (no propagation delays). Hold Toggle Reset Toggle Set Toggle Hold Toggle Set
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon