{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

3055q6e - Score Section Name ECE 3055 Quiz 6 — Wednesday...

Info icon This preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Score: _ Section: Name: ECE 3055 Quiz 6 — Wednesday October 6, 2004 A direct mapping eaehe with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a e0111puter. This eaehe holds 4K entries, 16— bit data, and ties into a 32—bit address bus with no byte or word seleet bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track ofhits and misses so you can compute the eaehe miss rate when you are done. All values are in hex. “X" means undefined. Cache before Cache after Block Valid Ta Data Block Valid Ta Data 1 O X X 1 2 ._?<__ 11% 2 0 X X 2 13: _X__ L 3 0 x x 3 l rxfloo JQUEE. 4 0 X x 4 |_ (LE EL}: 5 0 )( x 5 l, CJQ’£”{EE_ Vlifiti ii Memory before Address Data Memory after 00100003 OACE 00040003 00040005 789A 00050004 OABE Memory requests 1234 Address Data 00100003 DEE-J;— 00040003 1.” i ‘1‘ ’1 00040005 1 6 00050004 Hing/11] Address Tape Data 00040003 00050004 00040005 00100003 00040005 00040005 00050004 00040 03 00040 05 0100 03 L1;— Cagl’te miss rate [include reads only) Read Write OECEJ Read Write OOEE Read Read Read Read Read Read ...
View Full Document

{[ snackBarMessage ]}