Ch05_2008 - Combinational Logic Chapter 5 AND-OR Logic...

Info iconThis preview shows pages 1–20. Sign up to view the full content.

View Full Document Right Arrow Icon
Combinational Logic Chapter 5
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
AND-OR Logic
Background image of page 2
AND-OR-Invert Logic
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Exclusive-OR logic
Background image of page 4
Implementing combinational logic from a truth table
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Universal Property of NAND and NOR Gates The NAND and NOR gate are universal gates because they can produce ANDs ORs and NOTs.
Background image of page 6
NANDs for ANDs
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
NANDs for ORs
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
NORs for ANDs
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
NORs for ORs
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
NAND or NOR for NOT
Background image of page 14
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Why use universal gates? IC are packaged with 4 gates per chip buy only NAND IC and save lots of money on inventory. One type of chip for all logic applications.
Background image of page 16
Programmable Logic: CPLDs A CPLD basically consists of multiple groups of PAL / GAL-like arrays Each PAL/GAL group is called a logic array block (LAB), function block (FB), or some similar term Each logic array block contains a number of PAL/GAL-like arrays called macrocells Each LAB can be interconnected with other LAB or to other I/Os using programmable interconnect array (PIA) The CPLD uses sum-of-produces architecture Most CPLDs use E 2 CMOS technology
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 18
Logic Array Block (LAB) Each logic array block in a CPLD contains several macrocells
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 20
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/30/2008 for the course EE 264 taught by Professor Khondker during the Spring '08 term at Clarkson University .

Page1 / 44

Ch05_2008 - Combinational Logic Chapter 5 AND-OR Logic...

This preview shows document pages 1 - 20. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online