BrookeECE51_04_FETs

BrookeECE51_04_FETs - Chapter 4 Field-Effect Transistors...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation regions of cutoff, triode and saturation. Develop mathematical models for i-v characteristics of MOSFETs. Introduce graphical representations for output and transfer characteristic descriptions of electron devices. Define and contrast characteristics of enhancement-mode and depletion-mode FETs. Define symbols to represent FETs in circuit schematics. Investigate circuits that bias transistors into different operating regions. Learn basic structure and mask layout for MOS transistors and circuits. Explore MOS device scaling Contrast 3 and 4 terminal device behavior. Describe sources of capacitance in MOSFETs. Explore FET modeling in SPICE. MOS Capacitor Structure First electrode- Gate: Consists of low-resistivity material such as metal or polycrystalline silicon Second electrode- Substrate or Body: n- or p-type semiconductor Dielectric-Silicon dioxide:stable high-quality electrical insulator between gate and substrate. Substrate Conditions for Different Biases Accumulation V G <<V TN Depletion V G <V TN Inversion V G >V TN Accumulation Depletion Inversion Low-frequency C-V Characteristics for MOS Capacitor on P-type Substrate MOS capacitance is non- linear function of voltage. Total capacitance in any region dictated by the separation between capacitor plates. Total capacitance modeled as series combination of fixed oxide capacitance and voltage-dependent depletion layer capacitance. NMOS Transistor: Structure 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B). Source and drain regions form pn junctions with substrate. v SB , v DS and v GS always positive during normal operation. v SB always < v DS and v GS to reverse bias pn junctions NMOS Transistor: Qualitative I- V Behavior V GS <<V TN : Only small leakage current flows. V GS <V TN : Depletion region formed under gate merges with source and drain depletion regions. No current flows between source and drain. V GS >V TN : Channel formed between source and drain. If v DS >0,, finite i D flows from drain to source. i B =0 and i G =0. NMOS Transistor: Triode Region Characteristics i D = K n v GS- V TN- v DS 2 v DS where, K n = K n W/L K n = n C ox (A/V 2 ) C ox = ox /T ox ox = oxide permittivity (F/cm) T ox= oxide thickness (cm) for v GS- V TN v DS NMOS Transistor: Triode Region Characteristics (contd.) Output characteristics appear to be linear....
View Full Document

This note was uploaded on 03/29/2009 for the course ECE 51 taught by Professor Martinbrooke during the Fall '08 term at Duke.

Page1 / 53

BrookeECE51_04_FETs - Chapter 4 Field-Effect Transistors...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online