This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: OUT rise to 30% of its final value (i.e., 5.0V)? At what time will the value of V OUT rise to 70% of its final value (i.e., 5.0V)? c) What is t r ? ENGRD2300: Introduction to Digital Logic Fall 2008 Problem 4. Consider the following Boolean expression. F = A •( B + C • D ) + A’• C • D a) Rewrite this expression in sumofproducts form. b) Draw a NANDNAND logic diagram for the function F. You may use a single NOT gate to produce A’. Problem 5. Recall the Distributivity Theorem (T8’) (X+Y)•(X+Z) = X+(Y•Z) a) Prove this theorem using perfect induction. b) Prove this theorem algebraically. You may use any of the other 1, 2 or 3 variable theorems or axioms....
View
Full
Document
This note was uploaded on 03/31/2009 for the course ECE 230 taught by Professor Long during the Fall '08 term at Cornell University (Engineering School).
 Fall '08
 LONG
 Gate

Click to edit the document details