# hw6 - c Is your state machine a Moore or Mealy machine Why...

This preview shows pages 1–2. Sign up to view the full content.

ENGRD2300: Introduction to Digital Logic Fall 2008 Homework 6 Due Wednesday, Oct 29, at 1:25pm Problem 1. Design a state machine that will toggle its output whenever a push button attached to its input is pushed and released. Assume the push button is active low. The output should toggle (change from T to T’) when the pushbutton is pressed, but should not toggle again until the button is released and pressed again. Here is a sample waveform showing the desired behavior. a) Draw a state diagram for your state machine. b) Create a state/output table for your state machine. c) Is your state machine a Moore or Mealy machine? Why did you pick one over the other? Problem 2. Design a state machine with a 1-bit input A and a 2-bit output N, where N is the number of 1’s in the last three inputs. Here is a sample waveform showing the desired behavior. a) Draw a state diagram for your state machine. b) Create a state/output table for your state machine.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: c) Is your state machine a Moore or Mealy machine? Why did you pick one over the other? 1 ENGRD2300: Introduction to Digital Logic Fall 2008 2 Problem 3. A serial adder adds a stream of bits by sampling two inputs at each clock tick, adding these bits together with the carry in bit from the previous sum, outputting the sum bit, and remembering the carry out bit for the next clock cycle. Here is a sample trace of the operation of the serial adder, where the inputs are A and B and the output S. A: 10000… B: 11100… S: 00010… a) Draw a state diagram for your state machine. b) Create a state/output table for your state machine. c) Is your state machine a Moore or Mealy machine? Why did you pick one over the other? Problem 4. Write a behavioral style Verilog program to implement the seven segment display driver from Lab 3. Problem 5. Write a behavioral style Verilog program to implement the ALU from Lab 4....
View Full Document

{[ snackBarMessage ]}

### Page1 / 2

hw6 - c Is your state machine a Moore or Mealy machine Why...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online