lab assignment0001

lab assignment0001 - ECEN 3100 Digital Logic Prof. I.R....

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECEN 3100 Digital Logic Prof. I.R. Jones Objective: This laboratory will introduce combinational logic design using NAND gates from two perspectives- analysis and modification of an existing circuit; and circuit design from a problem description. Discussion: AND, OR, and INVERTER gates are the basic logic operators. All logic circuits can be implemented using only these devices. A logic device is universal or logically/functionally complete, if the device can be used in place of an AND, OR, or INVERTER gate. A NAND gate is such a device (the proof of this is left to the reader). One reason for using only NAND gates in a circuit is that the chip count (number of ICs used) in a circuit can be reduced (see Part-I of the pre- lab). The synthesis of a logic circuit generally results in an SOP expression of the form, F = (A. B) + (CD). The implementation of this expression would require two AND gates and one OR gate. To implement this circuit using only NAND gates, a technique called "bubble matching" orOR gate....
View Full Document

Page1 / 2

lab assignment0001 - ECEN 3100 Digital Logic Prof. I.R....

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online