Lab 10 - Lab Name Matric No. Demonstrator Lecture Title :...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Lab : 10 Name : Lim Chin Sheng Matric No. : 138155 Demonstrator : Daniel P’ng Lecture : Pn. Nor Karmariah Noordin Title : BISTABLE Objectives: 1. To understand and know the operation of a few bistable using only the basic gates. 2. Introduction of the usage of MSI flip-flop. Equipments/Materials: 1. 1 +5V Power Supply 2. 2 7400 2 input quad NAND 3. 1 7402 2 input quad NOR 4. 1 switch 5. 1 7404 1 input hex INV 6. 1 7476/ 74LS7476 7. 1 LED 8. 1 2kΩ resistor 9. 1 Oscilloscope 10. 1 Signal/ Function Generator Introduction: Series logic system was divided into 2 groups: synchronous and asynchronous circuit. Most of the series systems were based on the simple series circuit which known as bistable or flip-flop and it has 2 stable states which depends on the conditions of the input values. Bistable circuit contains of combination of logic gates which have feedback connection so that can act as a memory element. This element is usually used in computer digit where it required the operation such as counting, moving or storing data and a few arithmetic functions. Some types of bistable usually used is bistable R-S, J-K, T and D.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Experiment Steps: 1. a. Flip – flop R – S The simplest flip – flop circuit. Can be constructed in two ways: using NAND gate or NOR gate. Where R = reset when output Q = 0 and Q = 1 while S = set is the opposite way. Diagram 1: Flip – flop R – S. i. Construct a flip – flop R – S circuit only using NOR gates just like in diagram 1. ii. Get the truth table for the circuit. Discuss and give comments. b. Flip – flop R – S with clock Clock is to control the change of an output at an exact time. i. Construct a flip – flop R – S with clock only using NAND gates just like in diagram 2. Diagram 2: Flip – flop R – S with clock V 5 + R S Q Q Q Q SET RESET
Background image of page 2
SET RESET BEFORE CLOCK AFTER CLOCK S R t Q t Q 1 + t Q 1 + t Q 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 0 0 0 0 1 0 1 0 1 1 0 0 1 1 1 0 1 Table 1: Truth table of flip – flop R – S with clock ii. Assign the initial value of t Q just like in table 1 and get the output 1 + t Q and 1 + t Q using LED. iii. Output Q when S = R = 1 is discussed. What can be observed when output Q for S = R = 1 changed to S = R = 0. Result is discussed. 2. JK flip – flop i. Construct a Master – Slave JK flip – flop using 2 circuit of diagram 2. Get its truth table and prove that it will toggle when the clock changes from 1 to 0. ii.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/09/2009 for the course FEM SKP2204 taught by Professor Drlee during the Spring '09 term at Punjab Engineering College.

Page1 / 14

Lab 10 - Lab Name Matric No. Demonstrator Lecture Title :...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online