hwk3 - D = A B C ) shown in Figure 2 to minimize the power...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
ECSE 4220 VLSI Design Homework #3 Due: Feb. 22 in class 1. To design the NAND of four inputs with the input capacitance of C and the load capacitance of 18C, we have three different design styles as shown in Fig. 1. Estimate the shortest delay achievable for each circuit. 4-input NAND 6C (a) (b) (c) A B C D Figure 1: . 2. Complete the interconnection in the 3-input AND gate (
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: D = A B C ) shown in Figure 2 to minimize the power consumption. Assume we have P A =1 = 0 . 9 , P B =1 = 0 . 5 , P C =1 = 0 . 1 , and internal parasitic capacitance Cp = 0. A B C D Cp Cp Figure 2: Three input AND. 3. Problems 4.6, 4.10, 4.21 , and 4.22 in the textbook (Weste & Harris) 1...
View Full Document

Ask a homework question - tutors are online