hwk5 - ECSE 4220 VLSI Design Homework #5 Due: April 24 in...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
ECSE 4220 VLSI Design Homework #5 Due: April 24 in class 1. Consider the D-FF and input waveform in Fig. 1. Describe the function of this D-FF and draw the corresponding waveform of the output Q. CLK1 CLK2 CLK1 CLK2 D Q CLK1 CLK2 D Figure 1: . 2. Consider the D-FF in Fig. 2. Describe the function of this D-FF and indicate any conditions that the two clock signals must satisfy in order to make the it work. CLK1 CLK2 DQ Figure 2: . 3. In the lecture, we showed a positive-edge triggered TSPC D-FF using 11 transistors. Design a negative-edge triggered TSPC D-FF using 11 transistors. 4. Indicate under what condition(s) the slip-output TSPC latch/FF may fail.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

hwk5 - ECSE 4220 VLSI Design Homework #5 Due: April 24 in...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online