{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

hw3soln

# hw3soln - ECE 152A Fall 2006 University of California Santa...

This preview shows pages 1–6. Sign up to view the full content.

ECE 152A – Fall 2006 10/31/2006 Homework #3 Solution – Page 1 of 13 University of California, Santa Barbara Department of Electrical and Computer Engineering ECE 152A – Digital Design Principles Homework #3 – Solution Problem #1. Construct a timing diagram for the circuit shown below. Make the following assumptions: OUT is initially 1; the EN signal is low for the first 10 ns then goes high forever; all gate delays are 10 ns. Show the EN, A, B and OUT signals as a function of time for 70 ns.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 152A – Fall 2006 10/31/2006 Homework #3 Solution – Page 2 of 13 Problem #2. For the latch shown below,
ECE 152A – Fall 2006 10/31/2006 Homework #3 Solution – Page 3 of 13 Determine the following: 1. Characteristic Table 2. Characteristic Equation

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 152A – Fall 2006 10/31/2006 Homework #3 Solution – Page 4 of 13 3. State Diagram 4. State Table