class12 - EECE438/EECE570 SYSTEM ON A CHIP DESIGN...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
EECE438/EECE570 SYSTEM ON A CHIP DESIGN CoreConnect Bus Architecture
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
PowerPC 405 ± 5-stage data path pipeline ± 16KB D and I Caches ± Embedded Memory Management Unit ± Execution Unit ± – Multiply / divide unit ± – 32 x 32-bit GPR ± Dedicated on-chip memory interfaces ± Timers: PIT, FIT, Watchdog ± Debug and trace support ± Performance: ± – 450 DMIPS at 300 MHz ± – 0.9mW/MHz Typical Power
Background image of page 2
CoreConnect™ Bus Architecture ± Device Control Register Bus (DCR) ± 32-bit bus for initiating peripherals ± Access status and control registers of PLB and OPB masters and slaves ± Saves PLB and OPB bandwidth ± Processor Local Bus (PLB) ± 32-bit address, 64-bit data ± Primary high-bandwidth bus interfacing “directly” with the processor ± On-chip Peripheral Bus (OPB) ± 32-bit address, 32-bit data ± Lower bandwidth bus interfacing to system peripherals Adopted from Adopted from xilinx xilinx
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CoreConnect Example
Background image of page 4
CoreConnect Based System
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CoreConnect Details ± Provides three buses for interconnecting cores, library macros, and custom logic: ± – Processor Local Bus (PLB) ± – On-Chip Peripheral Bus (OPB) ± – Device Control Register (DCR) Bus ± IBM offers a no-fee, royalty-free CoreConnect architectural license ± – Licensees receive the PLB arbiter, OPB arbiter and PLB/OPB bridge designs along with bus model toolkits and bus functional compilers for the PLB, OPB and DCR buses
Background image of page 6
Processor Local Bus (PLB) ± High performance, synchronous on chip bus ± – 32-bit address, 64-bit write and 64-bit read data bus ± – Instruction Cache Unit PLB master is read only! ± Read/write transfers between master and slave devices ± Each PLB master has separate address, read data, write data, and transfer qualifiers ± PLB slaves have shared, but decoupled, address, read data, write data, transfer qualifiers, and status signals ± Access granted through a central arbitration mechanism
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
PLB Block Diagram Slave and master do not talk with each other. Any information exchange is relayed through the bus arbiter. When multiple master requests are asserted, the arbiter grant the bus to the one with the highest priority. Slave and master do not talk with each other. Any information ex Slave and master do not talk with each other. Any information ex change is relayed through the bus arbiter. change is relayed through the bus arbiter. When multiple master requests are asserted, the arbiter grant th When multiple master requests are asserted, the arbiter grant th e bus to the one with the highest priority. e bus to the one with the highest priority. many many to to one one A write transaction moves data from master to slave while a read transaction moves data from slave to master. A write transaction
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/08/2008 for the course EECE 438 taught by Professor Chen during the Spring '08 term at Binghamton University.

Page1 / 36

class12 - EECE438/EECE570 SYSTEM ON A CHIP DESIGN...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online