This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: 3.*** The circuit below is made from two Dtype flipflops with an asynchronous RESET input. Assume that Q0 and Q1 are both low initially and sketch a timing diagram showing the waveforms of CLOCK, Q0 and Q1 for the next six clock pulses. 1D R C1 1D C1 Q0 Q1 CLOCK 4.* Complete the following truth tables for a JK, D and T flipflop respectively. (A T flipflop has only one input T and the clock input CLK. When T is ‘0’, the flipflop is in storage state (i.e. output does not change). When T is ‘1’, the output toggles (i.e. changes from ‘0’ to ‘1’ or from ‘1’ to 0’). J K CL Q+ D CLK Q+ T CLK Q+ 0 0 Ð 0 Ï 0 Ï 0 1 Ð 1 Ï 1 Ï 1 0 Ð 1 1 Ð 5.** Construct a Karnaugh map for each flipflop expressing the next value of Q in terms of the present value of Q and the inputs. Hence show how you could synthesise a T flipflop and a JK flipflop using D flipflops and appropriate gates....
View
Full
Document
This note was uploaded on 04/25/2008 for the course EEE E1.x taught by Professor Cheung during the Fall '07 term at Imperial College.
 Fall '07
 cheung

Click to edit the document details