solution9&10 - Digital Electronics Answer Sheet 9 &...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Digital Electronics Answer Sheet 9 & 10 1. A B W X Y Z 2. ABOVE20 S R Q 1 ABOVE19 PUMP 3. CLOCK Q0 Q1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4. J K CLK Q+ D CLK Q+ T CLK Q+ 0 0 Q 0 Ï 0 0 Ï Q 0 1 0 1 Ï 1 1 Ï Q 1 0 1 1 1 Q 5. Given a D flip-flop, we have to consider what logical combination of its output and circuit inputs which, when connected to the input of the D flip-flop will cause it to operate as T or JK as appropriate. We know that D is fed to Q on the rising edge of the clock.
Background image of page 2
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/25/2008 for the course EEE E1.x taught by Professor Cheung during the Fall '07 term at Imperial College.

Page1 / 3

solution9&10 - Digital Electronics Answer Sheet 9 &...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online