Midterm2AF06

Midterm2AF06 - 1 k D 2 D 1 D 3 R 2 V 3 = 2 V V 1 = 4 V 1 k...

This preview shows pages 1–2. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 k D 2 D 1 D 3 R 2 V 3 = 2 V V 1 = 4 V 1 k R 1 V 2 = 4 V 1 k R 3 EE 306 F06A MIDTERM EXAM #2 Braun CLOSED BOOK + 1 Cheat Sheet State any assumptions and show all work. Print Your Name: SOLUTIONS No unauthorized help given or received. Signature: BRAUN FOR THE ENTIRE EXAM, UNLESS OTHERWISE SPECIFIED, USE: The CVD model for all diodes -- including breakdown diodes -- with V ON = 0.7 V & V Z = 6.2 V. For FETs, V TN = - V TP = 0.8 V, K N = 200 A/V 2 , K P = 50 A/V 2 , = 0 V 1/2 , = 0 V-1 . Show all work, state any assumptions, and test hypotheses. 1. Diode Circuit Please analyze the diode logic circuit shown using the constant voltage drop model with V ON = 0.7 V & V Z = 6.2 V. Determine the Q-point for each diode. Hypothesize: D 1 & D 3 ON D 2 OFF Analyze: V R1 = V 1- V ON1 = 4.0 V 0.7 V = 3.3 V V R3 = V R1 ( V 3 + V ON3 ) = 3.3 V (2.0 V + 0.7 V) = 0.6 V mA 3 . 3 k 1 V 3 . 3 1 1 1 = = = R V I R R mA 6 . k 1 V 6 . 3 3 3 3 = = = = R V I I R R D 3 1 2 1 R R D D I I I I + = + Since I D2 = 0 A , mA 9 . 3 mA 6 . mA 3 . 3 3 1 1 =...
View Full Document

This note was uploaded on 03/05/2008 for the course EE 307 taught by Professor Braun during the Spring '08 term at Cal Poly.

Page1 / 4

Midterm2AF06 - 1 k D 2 D 1 D 3 R 2 V 3 = 2 V V 1 = 4 V 1 k...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online