06_LCD_Slide_Handout_1(17) - Design Procedure COMBINATIONAL...

Info icon This preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
*Property of STI K0028 COMBINATIONAL LOGIC Design Procedure NOR and NAND Gates Implementation Adders and Subtractors Code Conversion 1 _________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ *Property of STI K0028 Design Procedure What is a Combinational Logic? It is a circuit that consists of logic gates that are connected together to produce a specified output for certain specified combinations of input variables. 2 __________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ *Property of STI K0028 Design Procedure Block Diagram of a Combinational Logic n Boolean inputs m Boolean outputs Combinational Logic Circuits 3 _________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ *Property of STI K0028 Design Procedure Block Diagram of a Sequential Logic Combinational Logic Circuit Memory Elements n Boolean inputs m Boolean outputs 4 __________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
*Property of STI K0028 Design Procedure Procedure in Designing the Circuit 1. Specification 2. Formulation 3. Optimization 4. Technology Mapping 5 _________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ ___________________________ *Property of STI K0028 Adders and Subtractors What is a Half Adder?
Image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern