3504notes_p4 - asterisk(*) WinSim will generate the output...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
/* Pin assignments */ PIN 1 = CLK ; /* Clock in */ PIN 2 = RIN ; /* Input for right shit */ PIN 3 = AA ; /* A,B,C,D are the four parallel inputs */ PIN 4 = BB ; PIN 5 = CC ; PIN 6 = DD ; PIN 7 = LIN ; /* Input for left shift */ AND takes precedence over OR gate ‘B’ = binary representation, ex… ‘B’0; /* logic zero */ ‘B’1; /* logic one */ QA.SP (synchronous preset) QA.AR (asynchronous reset) .pld and .si file headers must match each corresponding file %2 and %4 are used to add spacing in the output
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: asterisk(*) WinSim will generate the output of your circuituse * for each output value (# = exclusive or) Si = Ai # Bi # Ci Ci+1 = AiBi + AiCi + BiCi S0 = A0 # B0 = AB0 + A0B0 S1 = A1 # B1 # A0B0 Carry Prorogate-Generate (CPG) Adder grows slower than the fully parallel adder and has less delay than the fully serial adder Multiplier big picture in notes Partial sum of sum adder notes BFI (brute force ignorance)...
View Full Document

Ask a homework question - tutors are online