This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: DEAKIN UNIVERSITY
Page: 2/14
Unit: SEE103 Date: Semester 2, 1999 QUESTION 1
Suppose the decimal integer values from 0 to 255 are to be transmitted.
a) How many lines will be needed if parallel representation is used? b) How many lines will be needed if serial representation is used?
(2+2 = 4 marks) QUESTION 2 a) Convert the following numbers to decimal: (show all working)
i) 10101011 b;
ii) 5A h; and
iii) 1000010110001BCD. b) Convert the following numbers to binary: (show all working)
i) A5 h;
ii) 139 d; and iii) 000110010101BCD.
(3+3 = 6 marks) QUESTION 3 One of DeMorgans's Theorems is that Z + 73 = XE. Prove that the theorem also works for three
variables. That is, prove: Z+§+C=ABC. (3 marks) DEAKIN UNIVERSITY
Page: 3/14
Unit: SEE103 Date: Semester 2, 1999 QUESTION 4 a) Write the output expression for ﬁgure 1. b) simplify the output expression with boolean theorems. Figure 1 (2+3 = 5 marks) QUESTION 5 A NC lathe employs a system for monitoring the lathes safety by monitoring sliding door. oil coolant
and rotation status. These operate as follows: Door = 1 when sliding door is open;
Oil = 1 when oil is present; and
Rotation Status = 1 when work piece is rotating. Figure 2 shows the logic circuit that controls a warning light for certain combinations of safety
conditions. Assume that a HIGH at output W activates the warning light. a) Determine what conditions will give a warning to the operator. b) Change the circuit to one using all NAND gates. (3+2 = 5 marks) DEAKIN UNIVERSITY
Page: 4114
Unit: SEE103 Date: Semester 2. 1 999 __—_—___—_..———————— QUESTION 6
An edgetriggered D ﬂipﬂop and a T ﬂipﬂop are wired up as in ﬁgure 3.
a) Assume that Q = 0 initially, determine the Q waveform. b) Describe the operation of this circuit: Figure 3 (2+3 = 5 marks) QUESTION 7 Analyse the following circuit and draw its truth table.
Is it functionally the same as a NAND gate SR latch? (5 marks) DEAKIN UNIVERSITY
Page: 5/14
Unit: SEE103 Date: Semester 2. 1999 ______—__——————————— QUESTION 8 A voltage V= 1.5 sin(754t) volts is applied to an RLC circuit. Vis in volts. tis in seconds. and the angle
is in radians. L = 10.0 mH, R = 2 kg, and C = 0.60 pF. a) Determine the impedance.
b) Determine the phase angle.
c) Determine the RMS current in the circuit. d) Determine the average power dissipated in the circuit.
(8 marks) QUESTION 9 A generator supplies 120 volts (rms) to the primary coil of a transformer. The transformer has 500
turns on the primary coil. and 10 turns on the secondary coil. Determine the rms output voltage across
the secondary. (3 marks) QUESTION 10 For the bridge circuit of ﬁgure 5, Assume the following values:
Vcc = +12 volts; R1 = 1 k9; R2 = 2.2 kg; R3 = 820 9; R4 = 1.2 k9; and RL = 10 k9.
Determine the current through the load resistor. RL, by means of any network theorem. 'éc Figure 5 (9 marks) DEAKIN UNIVERSITY
Page: 6/14
Unit: SEE103 Date: Semester 2, 1999 ___—____—_—_—.———————_ QUESTION 11 For the circuit of ﬁgure 6. the battery is 6 volts, the diode is silicon. and the resistor is 20009. Assume
that the diode characteristics follow the practical or simpliﬁed model. Sketch both the load line and the
diode characteristic for this circuit. Show on the load line the location of the Qpoint. Figure 6 (6 marks) QUESTION 12 Sketch a circuit diagram for a basic DC power supply, including a transformer, fullwave bridge
rectiﬁer. ﬁlter capacitor, surge resistor. and voltageregulating zener diode. (8 marks) QUESTION 13 For a halfwave rectiﬁer, assuming that the total input voltage is sinusoidal and has a magnitude of
6 volts. Sketch the waveforms for both the input signal, and the output signal across a resistive load.
Include at least two cycles. (4 marks) QUESTION 14 A zener regulator is shown in ﬁgure 7. R = 560 9. V2 = 14 volts at 1.5 mA. Assume that the zener
diode is ideal. Determine the minimum input voltage for regulation to be established. Figure 7 (5 marks) DEAKIN UNIVERSITY
Page: 7/14
Unit: SEE103 Date: Semester 2, 1999 QUESTION 15 Figure 8 shows a circuit containing an NPN transistor such that the baseemitter junction is fom/ard
biased and the collectorbase junction is reverse biased. Assume the following quantities for the circuit
elements: Vcc = 10 volts; VBB = 5 volts;
RB =10 kQ; Rc= 100 Q; and ﬁne = 150. Neglect any leakage (cutoff) currents. The baseemitterjunction has across it a voltage drop of
0.7 volts. a) Determine [3, the current at the base.
b) Determine lo, the current at the collector.
c) Determine IE, the current at the emitter. d) Determine VCE, the voltage drop from the collector to the emitter. (7 marks) DEAKIN UNIVERSITY
Page: 8/14
Unit: SEE103 Date: Semester 2. 1999 _—____—__—..___..————————— QUESTION 16 Figure 9 shows a silicon transistor biased by a voltage divider. Assume the following values:
Vcc = +12 volts;
R1=47kQ;R2=10kQ; .
RC = 4.7 k9; RE = 1k Q; and BDC = 100. Determine the operating point, Q (’cVce ). Sketch the load line for this circuit and identify the
approximate position of the operating point on the load line. Figure 9 (8 marks) DEAKIN UNIVERSITY
Page: 9l14
Unit: SEE103 Date: Semester 2. 1999 QUESTION 17 a) Identify the three opamp conﬁgurations shown in ﬁgure 10. Figure 10 b) For the ampliﬁer circuit of ﬁgure 10a, R, = 2.7 kQ. Determine the value of the feedback resistor so
that the closedloop gain is 50. c) For the ampliﬁer of ﬁgure 100, the openloop gain is 100,000. R,= 2.7 k9. and Rf: 150 kn.
Determine the closedloop gain. (3+2+2 = 7 marks) DEAKIN UNIVERSITY
Page: 10l14 Unit: SEE103 Date: Semester 2, 1999 QUESTION 18 In ﬁgure 11. Vcc = 20 volts. R1 = 22 km, and R2 = 3.3 kQ. The maximum levels of output voltage are
:15 volts. An input voltage Vin = 5 sin(cot) volts is applied to the input. Sketch the input signal and the
output signal as functions of wt. Indicate those points in the cycle where the output changes state. Figure 11 (5 marks) DEAKIN UNIVERSITY Unit: SEE103 _—_—__—.—___.—————————— APPENDIX 1 ASCII Codes Characte Character I' 1000001
100 0010
100 0011
100 0100
100 0101
100 0110
100 0111
1001000
1001001
1001010
1001011
1001100
1001101
1001110
1001111
1010000
1010001
1010010
1010011
1010100
1010101
1010110
1010111
1011000 coooxlaamAwN—on< RETURN xé<c4mmovOz§rxu—Ioﬂmoow> —_—_—__—————_——_ Boolean Theorems 1) x.o=o 2) x.1=x 3) X.X=X Q xi=o a x+o=x m x+1=1 n x+x=x 8) X+Y=l m X+Y=Y+X 10) X.Y=Y.x 11) X+(Y+Z)=(X+Y)+Z=X+Y+Z
12) X(YZ) = (XY)Z= XYZ 13a) X(Y+Z)=XY+XZ 13b) (W+X)(Y+Z)=WY+XY+WZ+XZ
14) X+XY=X 15) x+§Y=X+Y 16) (X+Y)=Y.Y 17) (x.Y)=i+Y LINEFEED 1011001
1011010
0110000
0110001
0110010
0110011
0110100
0110101
0110110
0110111
0111000
0111001
0100000
0101110
0100100
0101000
0100100
0101010
0101001
0101101
0101111
0101100
0101101
0001101
0001010 5A
30
31 32
33 35
36
37
38
39
20
2E
28
2B
24 29
2D
2F
20
3D
0D
0A Page: 11/14
Date: Semester 2. 1999 Hex ...
View
Full Document
 Spring '08
 Trinh

Click to edit the document details