EE_10_F07_Lecture 13

EE_10_F07_Lecture 13 - UCLA ELECTRICAL ENGINEERING...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
UCLA ELECTRICAL ENGINEERING DEPARTMENT: EE 10: CIRCUIT ANALYSIS 1 LECTURE 13 L ECTURE 13 LECTURE NOTES: DEC. 3, 2005 OUTLINE REVIEW . ....................................................................................................................................... 1 PSPICE TRANSIENT ANALYSIS PROBLEM. ....................................................................... 2 OPERATIONAL R-C CIRCUITS. .............................................................................................. 6 NATURAL RESPONSE OF PARALLEL RLC CIRCUITS. ................................................... 8 PARALLEL RLC OVERDAMPED BEHAVIOR. .................................................................. 11 SUMMARY OF PARALLEL RLC OVERDAMPED BEHAVIOR . ..................................... 13 PARALLEL RLC OVERDAMPED BEHAVIOR DEMONSTATION. ................................ 13 PARALLEL RLC CRITICALLY DAMPED CIRCUIT. ........................................................ 14 SUMMARY OF PARALLEL RLC CRITICALLY DAMPED BEHAVIOR . ...................... 18 PARALLEL RLC UNDERDAMPED CIRCUIT BEHAVIOR. ............................................. 19 SUMMARY OF PARALLEL RLC UNDERDAMPED CIRCUIT BEHAVIOR . ................ 21 OSCILLATOR SYSTEMS FOR PRECISION TIME AND FREQUENCY REFERENCE23 STEP RESPONSE OF PARALLEL RLC CIRCUITS. ........................................................... 24 SUMMARY OF STEP RESPONSE OF PARALLEL RLC CIRCUITS. .............................. 26 NATURAL RESPONSE OF SERIES RLC CIRCUITS. ......................................................... 29 SUMMARY OF PROBLEM SOLVING PROCEDURES FOR SERIES RLC CIRCUITS 31 Overdamped Series RLC Circuit .......................................................................................... 31 Critically damped Series RLC Circuit .................................................................................. 31 Underdamped Series RLC Circuit ....................................................................................... 31 SERIES RLC OVERDAMPED BEHAVIOR DEMONSTATION . ....................................... 32 REVIEW Capacitor Equivalent Circuits Inductor Equivalent Circuits R-L and R-C Natural Response R-L and R-C Step Response 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
UCLA ELECTRICAL ENGINEERING DEPARTMENT: EE 10: CIRCUIT ANALYSIS 1 LECTURE 13 PSPICE TRANSIENT ANALYSIS PROBLEM: 1. For the circuit above, the operational amplifier power supply voltage values are: a. V DD = 10V, and V SS = -10V b. The amplifier has otherwise ideal properties 2. Use analytical methods to find the time at which the output of the amplifier saturates at +10V for a. V i = 1V b. V i = 2V c. V i = 5V 3. Please submit this calculation on one page. 4. Use PSpice methods to find the time at which the output of the amplifier saturates at +10V for a. V i = 1V b. V i = 2V c. V i = 5V 5. Then, please also submit a. Your circuit schematic b. Three graphical outputs from the PSpice graphical trace window showing the dependence of output voltage on time for the three values of input voltage. c. Mark the time of saturation on the graph and note the numerical values that should be in agreement with Step 2, above. 6. We will use a PSpice Op Amp model. 2
Background image of page 2
UCLA ELECTRICAL ENGINEERING DEPARTMENT: EE 10: CIRCUIT ANALYSIS 1 LECTURE 13 7. This is in the Analog Library and selecting this produces this windows dialog box: a. In placing the Op Amp – be careful about polarities – you may Mirror this part to properly orient v + and v - inputs. b. Note the supply bias values of +10V and –10V i. These are the default values, but, you should check these. ii. Double-click on the Op Amp on your schematic. This will invoke the Property Editor. See the Figure below to view this. iii. Find the values for VNEG (V SS ) and VPOS (V DD ) iv. These should be set to -10V and +10V v. The default Gain value of 1E6 and other parameter default values are acceptable. vi. Click on Apply and close the Property Editor vii. It is wise to reopen the Property Editor and verify the new settings.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 35

EE_10_F07_Lecture 13 - UCLA ELECTRICAL ENGINEERING...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online