{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

FinalExamspr2005

FinalExamspr2005 - Clock-to-Q delay is.15 ns how soon after...

This preview shows pages 1–3. Sign up to view the full content.

Final Examination Review Questions EE 477 University of Southern California Note: Percentages are shown so you know how much this problem would count on an exam. 1. (5%) What is the role of the clocked PMOS transistor in dynamic logic? 2. (5%) If the setup time for a D flip flop is .2ns, after the D input changes to its final value we are guaranteed to see a valid Q output .6 ns later. What does this tell us about hold and clock-to-Q time? 3. (5%) Can you build a NAND gate using domino logic? 4. (5%) Give a rule about inputs changing in a domino gate. 5. (5%) What is the final output of a domino gate during precharge? 6. (5%) If the setup time for a D flip flop is .2ns, the hold time is .1 ns, and the

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Clock-to-Q delay is .15 ns, how soon after the D input changes to its final value can we be guaranteed to see a valid Q output? 7. (5%) Give a rule about inputs changing in a dynamic gate. 8. (5%) What is the final output of a dynamic gate during precharge? 2 2 9. (10%)A compound gate is shown below. Convert this gate to dynamic logic. 10. (10%) A positive edge-triggered D flipflop has a setup time of .2 ns, a hold time of .1 ns, a clock-to-Q delay of .22 ns, and is being clocked with a frequency of 950 MHz. How much combinational delay can be tolerated between flipflops and still have correct circuit operation? 3 3...
View Full Document

{[ snackBarMessage ]}

Page1 / 3

FinalExamspr2005 - Clock-to-Q delay is.15 ns how soon after...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online