Lecture16 - 4/6 Lecture 16 Atousa Hajshirmohammadi, SFU FF...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
ENSC150 Lecture 16 Agenda D-Flip Flop 1/6 Lecture 16 Atousa Hajshirmohammadi, SFU
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
D-Flip Flop A circuit that its output can change between the values of “0” and “1” only at the “edge” of its clock pulse. Structure ¯ Q D-Latch D C clk Q D-Latch D C Q 2/6 Lecture 16 Atousa Hajshirmohammadi, SFU
Background image of page 2
Simulation ¯ Q D-Latch D C clk Q D-Latch D C Q Q clk D Q 1 3/6 Lecture 16 Atousa Hajshirmohammadi, SFU
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
D-Flip Flop (Cont.) As seen from the simulation results, this flip-flop changes its state (output value) at the “falling edge” of each clock pulse and is called "negative edge triggered". Symbol: Function Table: clk D Q D-Flip Flop C We can easily build a “positive edge” flip-flop. How?
Background image of page 4