CS 320 Unit 11 Modern Microarchitectures

CS 320 Unit 11 Modern Microarchitectures - CS 320 Computer...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: CS 320 Computer Architecture Unit 11 Modern Microarchitectures Spring 2008 Furman Haddix, Ph.D. Assistant Professor Minnesota State University, Mankato Unit 11 Objectives Theoretical Basis for Modern Microarchitectures Flynns Taxonomy Parallel Processing Topologies Clusters Real World Multiprocessors Cache Coherency Distributed Computing Analysis of IA-32 (NetBurst) Microarchitecture Superscalar hybrid Parallelism in Computer Architectures Virtual parallelism multiprogramming as on single CPU PC Real parallelism multiple physical resources Microinstruction-level parallelism Within component parallelism Carry lookahead logic in adder (ALU) Multiple internal buses (OFU) Instruction-level parallelism Pipelining parallelism between stages Superscalar parallelism between components within a stage Two (or more) of everything becomes processor- level parallelism Processor-level parallelism Some form of multiple data paths and control units Moores Law per Intel Flynns Taxonomy SISD SIMD MIMD Multiprocessor Multicomputer Control Unit Control Unit Control Unit Control Unit Control Unit Control Unit Data Path Data Path Data Path Data Path Data Path Data Path Data Path Main Memory Main Memory Main Memory Main Memory Main Memory SISD Single Instruction; Single Data SIMD Single Instruction; Multiple Data MIMD Multiple Instruction; Multiple Data SIMD Paradigms Array Processor Control Unit Data Path Data Path Main Memory Main Memory Main Memory Vector Processor Control Unit Data Path Data Path Interconnect Interconnect IA-32 NetBurst Control Unit Int Units FP Units Chipset Main Memory Data Path Data Path MIMD Paradigms NUMA Multicomputer Main Memory Main Memory Multiprocessor UMA Interconnect Main Memory Main Memory Interconnect Interconnect Main Memory Main Memory Control Unit Data Path Control Unit Data Path Control Unit Data Path Control Unit Data Path Control Unit Data Path Control Unit Data Path Uniform Memory Access Non-UMA IA-32 NetBurst Multicore Main Memory Chipset Control Unit Data Path Control Unit Data Path Data Path Data Path 05/07/09 Unit 12 Modern Microarchitectures -- Part I 8 Processing Types Classical Uniprocessor SISD Single Control Unit; Multiple Data Paths SIMD Array Processor; Vector Processor; Modern Core Multiple Processor; Single Memory Multiprocessor MIMD Shared Memory; Modern Server Multiple Processor; Multiple Memory MIMD Message Passing Multicomputer Homogeneous processors; homogenous connectivity Distributed Systems: LAN Heterogeneous processors; homogeneous connectivity Internetwork Heterogeneous processors; heterogeneous connectivity Intranet Single administration Extranet Coordinated administration; Grid Internet Common protocols; WWW Parallel and Multiprocessor Architectures Parallel processing is capable of economically...
View Full Document

Page1 / 38

CS 320 Unit 11 Modern Microarchitectures - CS 320 Computer...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online