fa07-lw-s2 - ECE 2030B 12:00 noon 4 problems, 4 pages...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030B 12:00 noon Computer Engineering Fall 2007 4 problems, 4 pages Exam Two Solution 24 October 2007 1 Problem 1 (4 parts, 34 points) An unusual state of affairs Part A (8 points) Implement a transparent latch using only inverters and pass gates. Label the inputs In and En , and output Out . Part B (8 points) Assume the following signals are applied to your register. Draw the output signal Out . Draw a vertical line where In is sampled. Assume Out starts at zero. Part C (8 points) Implement a toggle cell using only transparent latches, an inverter, a two to one mux, and a 2-input AND gate . Use an icon for the transparent latches. Label the inputs TE , Clr , Φ 1 , Φ 2 and the output Out . EN In Out Φ 1 Φ 2 WE In Out TE Out CLR Φ 1 Φ 2 In Out En Latch In Out En Latch I 0 I 1 S O
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 2030B 12:00 noon Computer Engineering Fall 2007 4 problems, 4 pages Exam Two Solution 24 October 2007 2 Part D (10 points) Connect the toggle cells below to build a divide by 4 counter. Be sure to include an external count enable (CE) and an external clear (CLR). Label outputs O
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/17/2008 for the course ECE 2030 taught by Professor Wolf during the Fall '07 term at Georgia Institute of Technology.

Page1 / 4

fa07-lw-s2 - ECE 2030B 12:00 noon 4 problems, 4 pages...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online