fa07-sw-s2 - ECE 2030A 10:00am 4 problems, 4 pages Problem...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030A 10:00am Computer Engineering Fall 2007 4 problems, 4 pages Exam Two 24 October 2007 Problem 1 (4 parts, 34 points) An unusual state of affairs Part A (8 points) Implement a transparent latch using only inverters and pass gates. Label the inputs In and En , and output Out . Part B (8 points) Assume the following signals are applied to your register. Draw the output signal Out . Draw a vertical line where In is sampled. Draw crosshatch where Out is unknown. Part C (8 points) Implement a toggle cell using only transparent latches, an inverter, a two to one mux, and a 2-input AND gate . Use an icon for the transparent latches. Label the inputs TE , Clr , Φ 1 , Φ 2 and the output Out . 1 EN In Out TE Out CLR Φ 1 Φ 2 In Out En Latch In Out En Latch I 0 I 1 S O Φ 1 Φ 2 WE In Out
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 2030A 10:00am Computer Engineering Fall 2007 4 problems, 4 pages Exam Two 24 October 2007 Part D (10 points) Connect the toggle cells below to build a divide by 8 counter. Be sure to include an external count enable (CE) and an external clear (CLR). Label outputs O 0 , O
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/17/2008 for the course ECE 2030 taught by Professor Wolf during the Fall '07 term at Georgia Tech.

Page1 / 4

fa07-sw-s2 - ECE 2030A 10:00am 4 problems, 4 pages Problem...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online