quiz3-99-solutions

quiz3-99-solutions - GEORGIA INSTITUTE OF TECHNOLOGY School...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering EE 2030 QUIZ #3 Tuesday, November 30, 1999 Name: Last, First Closed book, closed notes None of the problems require involved calculations. Reconsider your approach before doing something tedious. Clearly identify each answer. Part pts Score 1 25 2 20 3 30 4 25 Total 100 Problem 1 (25 pts): Complete the following timing diagram. Assume inital values of all signals are zero (except the enable line). Also assume that any propagation delays are negligible. EN 3-bit Synch. Binary Counter Binary Decoder C0 C1 C2 C3 C4 C5 C6 C7 S2 C S1 S0 C 1 1 C2 C1 1 1 E C E Problem 2 (20 pts): Suppose that you need to build a DRAM memory system with 256M bytes organized as 64 million memory locations (words) with 32 bits each. a. (10 pts) Assume that you want to use Samsungs new 4Mx16 SDRAM chip. How many DRAM chips will be needed in each bank of 4 million words?...
View Full Document

Page1 / 6

quiz3-99-solutions - GEORGIA INSTITUTE OF TECHNOLOGY School...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online