Ie_sp07_lecture22_di - Lecture 22 Digital Electronics_2 1 Chapter Goals Analysis of saturated load inverters Static and Dynamic Response Introduce

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Lecture 22 Digital Electronics_2
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Chapter Goals Analysis of saturated load inverters Static and Dynamic Response Introduce CMOS logic concepts Explore the voltage transfer characteristics CMOS inverters Learn to design basic CMOS logic gates Discuss static power in CMOS logic Present noise margins for CMOS logic
Background image of page 2
3 NMOS Inverter with a Resistive Load The resistor R is used to “pull” the output high • M S is the switching transistor The size of R and the W/L ratio of M S are the design factors that need to be chosen
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Load Line Visualization The following illustrates the operation of the NMOS output (v DS ) characteristics where the following equation describes the load line R i V v D DD DS - =
Background image of page 4
5 NMOS with Resistive Load Design Example Design a NMOS resistive load inverter for – V DD = 3.3 V – P = 0.1 mW when V L = 0.2 V – K n = 60 μ A/V 2 – V TN = 0.75 V Find the value of the load resistor R and the W/L ratio of the switching transistor M S
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Example continued First the value of the current through the resistor must be determined by using the following: The value of the resistor can now be found by the following which assumes that the transistor is on or the output is low: A V mW V P I DD DD μ 3 . 30 3 . 3 1 . 0 = = = = - = - = k A V V I V V R DD L DD 102 3 . 30 2 . 0 3 . 3
Background image of page 6
7 Example Continued • For v I = V L = 0.2V, the transistor’s v GS will be less than the threshold voltage, therefore it will be operating in the triode region. Using the linear equation for a MOSFET, the W/L ratio can be found: ( 29 1 1 1 03 . 1 2 . 0 2 2 . 0 75 . 0 3 . 3 10 60 3 . 30 2 6 ' 2245 = - - × = - - = - S S L L TN H S n D L W L W A V V V V L W K I μ
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 On-Resistance of M S The NMOS resistive load inverter can be thought of as a resistive divider when the output is low, described by the following expression: R R R V V on on DD L + =
Background image of page 8
9 On-Resistance of M S (cont.) -
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 07/05/2008 for the course ECSE 2050 taught by Professor Monahella during the Spring '08 term at Rensselaer Polytechnic Institute.

Page1 / 27

Ie_sp07_lecture22_di - Lecture 22 Digital Electronics_2 1 Chapter Goals Analysis of saturated load inverters Static and Dynamic Response Introduce

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online