exp_8_FET_OPAmps_Iv06

exp_8_FET_OPAmps_Iv06 - FET, OPAmps I. p. 1 Field Effect...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
FET, OPAmps I. p. 1 Field Effect Transistors and Op Amps I The Field Effect Transistor This lab begins with some experiments on a junction field effect transistor (JFET), type 2N5458 and then continues with op amps using the TL082/084 dual/quad op amp chips. Details of these devices, including pin-out, can be found on the data sheets in the supplementary reading section on your web page. Items marked with an asterisk (*) should be done before coming to lab. Pinch-off bias Set up the circuit below. Use the LabView program JFET.vi to measure the drain current I D as a fuction of the Gate-Source voltage V GS . Remember that the variable gate voltage is negative and you should keep it in the range 0 to 5V. You should find that the drain current decreases with the gate voltage until a point where it is essentially zero. This is the so-called pinch-off voltage. Compare your answer for the pinch-off voltage with the rather liberal limits given on the data page for “Gate-Source Cutoff Voltage”. Common-source transfer characteristics
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

exp_8_FET_OPAmps_Iv06 - FET, OPAmps I. p. 1 Field Effect...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online