project - UNIVERSITY OF CALIFORNIA College of Engineering...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
1 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Term Project EECS 240 B. E. BOSER Due Tuesday, May 4, 2003 SPRING 2004 Objective You are to design a fully differential amplifier with the following specifications: Supply, V DD 3 V Closed-loop gain, c 2 Dynamic range at output, DR 90 dB Dynamic settling accuracy, ε 10 -3 Settling time, t s 200 ns Power dissipation Minimum Process EE240 0.35 µ m Process corner Nominal Temperature 25 o C C s /2 C s C s C L C L C s /2 t r =0.5ns t f =0.5ns +V i -V i V ocm V ocm Figure 1 Conceptual diagram of amplifier configured as gain stage. The dynamic range, DR, is defined as noise signal peak P P DR = log 10 and measured at the output of the amplifier. The peak signal power, P peak-signal , is the power of the maximum sinusoidal signal at the output that does not overload the amplifier. Note that since the feedback network attenuates the signal, this maximum cannot be achieved in a single clock cycle. The noise, P noise , is the total noise at the amplifier output integrated from 10
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 2

project - UNIVERSITY OF CALIFORNIA College of Engineering...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online